#### **Mask Set Errata for Mask 0N78S**

This report applies to mask 0N78S for these products:

- MPC5748G
- MPC5747G
- MPC5746G
- MPC5748C
- MPC5747C

#### Mask Specific Information

Major mask revision number	2
Minor mask revision number	0
JTAG identifier	0x0988201D

#### **Table 1. Errata and Information Summary**

Erratum ID	Erratum Title
e10452	eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.
e9978	eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition
e10594	ENET: The ENET1 (Ethernet) module does not function unless the Peripheral control register (MC_ME_PCTL6) is enabled .
e7991	FLASH: Rapid Program or Erase Suspend fail status
e10595	FlexCAN: FLEXCAN1-7 modules will not work unless the Fast External Oscillator (FXOSC) clock source is enabled
e10368	FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.
e8770	FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled
e8180	HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message
e10762	HSM: When the Hardware Security Module (HSM) is enabled, execution of selftest will lead to the HSM Destructive Reset Flag being set
e8933	LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set
e10141	LPU: LPU_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU_STANDBY entry

Table continues on the next page...



Table 1. Errata and Information Summary (continued)

Erratum ID	Erratum Title
e10609	MC_CGM: CLKOUT_0 and CLKOUT_1 dividers may become stuck if clock selection is changed while dividers with divide by 2 are operational
e10603	NPC: Nexus Port Controller (NPC) must be enabled to allow mode changes during debug
e10723	NPC: Repeated Nexus3 Debug Status messages can be observed if more than one master (including a device core) is active and the core is subsequently disabled
e10340	NZxC3: ICNT and HIST fields of a Nexus message are not properly reset following a device reset
e9873	PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF
e10789	PFLASH: EEPROM ECC error suppression not supported on on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF
e10721	STCU: If the Auxilliary Clock 9 Select Control Register CGM_AC9_SC[SELCTL] = 1, offline-BIST will fail leading to an STCU watchdog timeout
e10577	STCU: Device may get stuck in reset if the Fast External Oscillator (FXOSC) is lost during self test
e10200	STM: System Timer Module (STM) Count register read corruption

**Table 2. Revision History** 

Revision	Changes
1. February 2017	Initial revision

# e10452: eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.

**Description:** When master ID replication is enabled (DMA\_DCHMIDn[EMI]=1), the DMA\_DCHMIDn[PAL] and DMA\_DCHMIDn[MID] fields should reflect the privilege level and master ID respectively of the master that wrote the DMA\_TCDn\_CSR[DONE:START] byte. However, if a different master reads the DMA\_TCDn\_CSR[DONE:START] byte, the master ID and privilege level will incorrectly change to this read access.

**Workaround:** Only allow the intended master ID replication core to access the DMA\_TCDn\_CSR[DONE:START] byte.

### e9978: eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition

**Description:** When changing an Enhanced Modular IO Subsystem (eMIOS) channel mode from General Purpose Input/Output (GPIO) to Modulus Counter Buffered (MCB) mode, the channel flag in the eMIOS Channel Status register (eMIOS\_Sn[FLAG]) may incorrectly be asserted. This will cause an unexpected interrupt or DMA request if enabled for that channel.

Workaround: In order to change the channel mode from GPIO to MCB without causing an unexpected interrupt or DMA request, perform the following steps:

- (1) Clear the FLAG enable bit in the eMIOS Control register (eMIOS Cn[FEN] = 0).
- (2) Change the channel mode (eMIOS\_Cn[MODE]) to the desired MCB mode.
- (3) Clear the channel FLAG bit by writing '1' to the eMIOS Channel Status register FLAG field  $(eMIOS_Sn[FLAG] = 1).$
- (4) Set the FLAG enable bit (eMIOS\_Cn[FEN] = 1) to re-enable the channel interrupt or DMA request reaction.

#### e10594: **ENET: The ENET1 (Ethernet) module does not function unless the Peripheral** control register (MC ME PCTL6) is enabled.

**Description:** The Ethernet module ENET1 does not function unless the MLB Peripheral control register (MC ME PCTL6) is enabled. This does not apply to ENET0.

Workaround: Enable MC ME PCTL6 if using the ENET1 module.

#### e7991: FLASH: Rapid Program or Erase Suspend fail status

**Description:** If a flash suspend operation occurs during a 5us window during a verify operation being executed by the internal flash program and erase state machine, and the suspend rate continues at a consistent 20us rate after that, it is possible that the flash will not exit the program or erase operation. A single suspend during a single program or erase event will not cause this issue to occur.

> Per the flash specification, a flash program or erase operation should not be suspended more than once every 20 us, therefore, if this requirement is met, no issue will be seen. IF the suspend rate is faster than 20 us continuously, a failure to program/erase could occur.

Workaround: When doing repeated suspends during program or erase ensure that suspend period is greater than 20us.

#### FlexCAN: FLEXCAN1-7 modules will not work unless the Fast External e10595: Oscillator (FXOSC) clock source is enabled

Description: FLEXCAN modules 1-7 will not work unless the Fast External Oscillator (FXOSC) clock source is enabled on the device.

Workaround: The FXOSC clock should be enabled before using FLEXCAN1-7 modules by setting the Oscillator Enable bit (FXOSCON) in the active mode configuration register (MC\_ME\_xxxx\_MC).

Mask Set Errata for Mask 0N78S, Rev. 1. February 2017 NXP Semiconductors 3

### e10368: FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.

Description: The activation or deactivation of the CAN FD operation by setting or clearing the FDEN bit of the CAN\_MCR register or by setting the FlexCAN soft reset bit (SOFTRST) of the CAN\_MCR register when the FDEN bit is enabled may cause an internal FlexCAN register to become metastable. As result, the first CAN frame, transmitted or received, may have corrupted data (ID and payload). However, even though the data is corrupted, a valid CAN frame is transmitted because the Cyclic Redundancy Check (CRC) calculation is based on the corrupted data. During reception the data is corrupted internally after the CRC bits have been checked and therefore this corrupted data may be stored in a reception message buffer. After the first CAN frame, all subsequent frames are transmitted and received correctly.

Workaround: Perform the following steps to set the FDEN bit:

- 1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN\_MCR register.
- 2. Wait the FRZACK bit of the CAN\_MCR register to be set by the hardware.
- 3. Set the LPB (Loop Back Mode) bit of the CAN CTRL1 register.
- 4. Configure only one message buffer to be transmitted. The frame should be a classical one (non-FD) with IDE =0, RTR =1 DLC =0x5 and STD\_ID =0x682.
- 5. Set the FDEN bit of the CAN MCR register.
- 6. Clear the HALT bit of the MCR register to leave freeze mode.
- 7. Wait the FRZACK bit of the CAN\_MCR register to be cleared by the hardware.
- 8. Wait the respective bit of the CAN\_IFLAG register to be set (successfully transmission in loop back mode).
- 9. Clear the respective bit of the CAN\_IFLAG register by writing 1.
- 10. Set the HALT and FRZ bits of the CAN\_MCR register.
- 11. Wait the FRZACK bit of the CAN\_MCR register to be set by the hardware.
- 12. Clear the LPB (Loop Back Mode) bit of the CAN\_CTRL1 register.

Perform the following steps to apply a soft reset or clear the FDEN bit:

- 1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN MCR register.
- 2. Wait the FRZACK bit of the CAN MCR register to be set by the hardware.
- 3. Set the SOFTRST bit of the CAN\_MCR register.
- 4. Wait the SOFTRST bit of the CAN\_MCR register to be cleared by the hardware.
- 5. Set again the SOFTRST bit of the CAN MCR register.
- 6. Wait the SOFTRST bit of the CAN MCR register to be cleared by the hardware.

### e8770: FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled

Description: If the FlexRay module is configured in Dual Channel mode, by clearing the Single Channel Device Mode bit (SCM) of the Module Control register (FR\_MCR[SCM]=0), and Channel A is disabled, by clearing the Channel A Enable bit (FR\_MCR[CHA]=0) and Channel B is enabled, by setting the Channel B enable bit (FR\_MCR[CHB]=1), there will be a missing transmit (TX) frame in adjacent minislots (even/odd combinations in Dynamic Segment) on Channel B for certain communication cycles. Which channel handles the Dynamic Segment or Static Segment TX message buffers (MBs) is controlled by the Channel Assignment bits (CHA, CHB) of the Message Buffer Cycle Counter Filter Register (FR\_MBCCFRn). The internal Static Segment boundary indicator actually only uses the Channel A slot counter to identify the Static Segment boundary even if the module configures the Static Segment to Channel B (FR\_MBCCFRn[CHA]=0 and FR\_MBCCFRn[CHB]=1). This results in the Buffer Control Unit waiting for a corresponding data acknowledge signal for minislot:N in the Dynamic Segment and misses the required TX frame transmission within the immediate next minislot:N+1.

Workaround: 1. Configure the FlexRay module in Single Channel mode (FR\_MCR[SCM]=1) and enable Channel B (FR\_MCR[CHB]=1) and disable Channel A (FR\_MCR[CHA]=0). In this mode the internal Channel A behaves as FlexRay Channel B. Note that in this mode only the internal channel A and the FlexRay Port A is used. So externally you must connect to FlexRay Port A.

2. Enable both Channel A and Channel B when in Dual Channel mode (FR\_MCR[CHA=1] and FR\_MCR[CHB]=1). This will allow all configured TX frames to be transmitted correctly on Channel B.

### e8180: HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message

**Description:** The Hardware Security Module (HSM) core (e200z0) implements the Data Tag (DQTAG) field of the Nexus Data Acquisition Message (DQM) as a variable length packet instead of an 8-bit fixed length packet. This may result in an extra clock ("beat") in the DQM trace message depending on the Nexus port width selected for the device.

**Workaround:** Tools should decode the DQTAG field as a variable length packet instead of a fixed length packet.

# e10762: HSM: When the Hardware Security Module (HSM) is enabled, execution of selftest will lead to the HSM Destructive Reset Flag being set

**Description:** When the HSM is enabled, a Logic Built in Self Test (LBIST) execution will cause the flag indicating an HSM Destructive Reset event in the Destructive Event Status Register (MC\_RGM\_DES[F\_HSM\_DEST]) to be set even though there has been no actual HSM destructive reset event triggered. Only the flag is set during LBIST, no actual reset occurs.

**Workaround:** Since the HSM does not function during LBIST, user software should not treat the the setting of the MC\_RGM\_DES[F\_HSM\_DEST] flag during LBIST execution as a security/safety issue. Users should clear this flag as part of the post LBIST software routine.

## e8933: LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set

**Description:** When the LINFlexD module is configured as follows:

- 1. LIN (Local Interconnect Network) slave mode is enabled by clearing the Master Mode Enable bit in the LIN Control Register 1 (LINCR1[MME] = 0b0)
- 2. Auto synchronization is enabled by setting LIN Auto Synchronization Enable (LINCR1[LASE] = 0b1)

The LINFlexD module may automatically synchronize to an incorrect baud rate without setting the Sync Field Error Flag in the LIN Error Status register (LINESR[SFEF]) in case Sync Field value is not equal to 0x55, as per the Local Interconnect Network (LIN) specification.

The auto synchronization is only required when the baud-rate in the slave node can not be programmed directly in software and the slave node must synchronize to the master node baud rate.

Workaround: There are 2 possible workarounds.

#### Workaround 1:

When the LIN time-out counter is configured in LIN Mode by clearing the MODE bit of the LIN Time-Out Control Status register (LINTCSR[MODE]= 0x0]):

- 1. Set the LIN state Interrupt enable bit in the LIN Interrupt Enable register (LINIER[LSIE] = 0b1)
- 2. When the Data Reception Completed Flag is asserted in the LIN Status Register (LINSR[DRF] = 0b1) read the LIN State field (LINSR[LINS])
- 3. If LINSR[LINS]= 0b0101, read the Counter Value field of the LIN Time-Out Control Status register (LINTCSR[CNT]), otherwise repeat step 2
- 4. If LINTCSR[CNT] is greater than 0xA, discard the frame.

When the LIN Time-out counter is configured in Output Compare Mode by setting the LINTCSR[MODE] bit:

- 1. Set the LIN State Interrupt Enable bit in the LIN Interrupt Enable register (LINIER[LSIE])
- 2. When the Data Reception Completed flag bit is asserted in the LIN Status Register (LINSR[DRF] = 0b1), read the LINSR[LINS] field
- 3. If LINSR[LINS]= 0b0101, store LINTCSR[CNT] value in a variable (ValueA), otherwise repeat step 2
- 4. Clear LINSR[DRF] flag by writing LINSR[LINS] field with 0xF
- 5. Wait for LINSR[DRF] to become asserted again and read LINSR[LINS] field
- 6. If LINSR[LINS] = 0b0101, store LINTCSR[CNT] value in a variable (ValueB), else repeat step 4
- 7. If ValueB ValueA is greater than 0xA, discard the frame

#### Workaround 2:

Do not use the auto synchronization feature (disable with LINCR1[LASE] = 0b0) in LIN slave mode.

### e10141: LPU: LPU\_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU STANDBY entry

**Description:** If the LPU\_RUN mode system clock is selected to be FXOSC or divided-FIRC when

LPU\_STANDBY mode is entered then the MCU may not return to LPU\_RUN mode on a wake-up event.

In LPU\_RUN mode the FXOSC or divided-FIRC can be used as the system clock, but the user must ensure that the undivided FIRC is selected as the system clock before the LPU\_STANDBY mode transition is initiated.

**Workaround:** Prior to entering LPU\_STANDBY select undivided FIRC as the LPU System Clock by configuring LPU RUN CF[SYS CLK SEL] = 0 and FIRC CTL[FIRCDIV] = 5'b0.

### e10609: MC\_CGM: CLKOUT\_0 and CLKOUT\_1 dividers may become stuck if clock selection is changed while dividers with divide by 2 are operational

Description: If clock out functionality is enabled on either CLKOUT\_0 and/or CLKOUT\_1 and there is a divide by 2 divider operational on these clocks (via MC\_CGM\_AC6\_DC0[DE] and/or MC\_CGM\_CLKOUT1\_DC0[DE] = 0b1), then if the clock selection for CLKOUT\_0/CLKOUT\_1 is changed via MC\_CGM\_AC6\_SC[SELCTL]/MC\_CGM\_CLKOUT1\_SC[SELCTL] register respectively or a Destructive, Functional (long/short) reset occurs then the dividers may become stuck, causing no clock to be output from the divider.

This will not clear until a power on reset occurs.

This is only true if the divider is using divide by 2 (MC\_CGM\_AC6\_DC0[DIV] and/or MC\_CGM\_CLKOUT1\_DC0[DIV] = 0b1).

and one of the following clock source is not selected when a Destructive , Functional (long/short) reset occurs:

FIRC.

FIRC divided,

System clocks (F40,F80,FS80,F160,F20,S40,S80,S160),

Clocks derived from system clocks (LPU sys clk,Z2 core clk,Z4 clk,F80 Flexray,F40 CAN,HSM Core clk)

**Workaround:** Changing CLKOUT\_0/CLKOUT\_1 clock source selection value via software, resets all its corresponding dividers and recovers them.

Apply the following sequence after each reset for enabled CLKOUT\_0/CLKOUT\_1 clock dividers that are to be configured to divide by 2 for the application.

- 1. Disable the CLKOUT\_0 and/or CLKOUT\_1 clock divider by writing to MC\_CGM\_AC6\_DC0[DE] and/or MC\_CGM\_CLKOUT1\_DC0[DE] = 0b0
- 2. Change the CLKOUT\_0 and/or CLKOUT\_1 clock source selection to FIRC (MC\_CGM\_AC6\_SC[SELCTL] = 0b0001 and/or MC\_CGM\_CLKOUT1\_SC[SELCTL] = 0b1001).
- 3. Select the desired clock source as the CLKOUT\_0 and/or CLKOUT\_1 clock source (e.g. for FXOSC: MC\_CGM\_AC6\_SC[SELCTL] = 0b0000 and/or MC\_CGM\_CLKOUT1\_SC[SELCTL] = 0b1000).

4. Configure and enable the corresponding CLKOUT\_0 and/or CLKOUT\_1 clock divider by writing to MC\_CGM\_AC6\_DC0[DE] and/or MC\_CGM\_CLKOUT1\_DC0[DE] = 0b1.

# e10603: NPC: Nexus Port Controller (NPC) must be enabled to allow mode changes during debug

Description: The Nexus Port Controller (NPC) must be enabled to allow mode changes via the Mode Entry

module in debug mode. The e200zx core generates some Nexus trace messages automatically even when trace is not enabled if a Nexus Enable instruction is executed (typically used for Nexus read/Write access of memory by a tool). As a result, if the NPC is not enabled, the core will still see messages pending and never complete the requested mode

change.

wait state.

**Workaround:** Enable the NPC by enabling the Message Clock Output (MCKO\_EN = 1) in the NPC Port Configuration Register (NPC\_PCR).

# e10723: NPC: Repeated Nexus3 Debug Status messages can be observed if more than one master (including a device core) is active and the core is subsequently disabled

**Description:** This errata applies to the condition where there is more than one master active on the Nexus

Port Controller (NPC) module, and one or more of these masters is a device core. In this situation, if a mode transition is initiated to a mode where that device core is disabled, with the clock gated (as configured in the relevant core control register MC\_ME\_CCTLx for the requested mode) then message data can be left pending on the interface until the core clock resumes. This causes status message to be repeated several times and no other message from any other Nexus3 client can be transmitted causing potential debugger problems.

Workaround: While transitioning to a low power mode(STOP, STANDBY, LPU\_RUN), use the NPC Handshake by clearing NPC\_1 PCR [LP1\_SYNC] bit. The debugger can then disable the Nexus3 tracing of the core before it acknowledges that the transition into a low-power mode may proceed. For a non-low power mode transition (DRUN, RUNx), do not disable device core but instead use the Power Architecture 'wait' instruction to move the device core to the

Alternatively, transmit repeated or more than one TCODE messages from the active masters.

# e10340: NZxC3: ICNT and HIST fields of a Nexus message are not properly reset following a device reset

Description: Following reset, if instruction trace is enabled in the Nexus e200zx core Class 3 trace client (NZxC3), the e200zx core transmits a Program Trace – Synchronization Message (PT-SM). The PT-SM includes the full execution address and the number of instructions executed since the last Nexus message (ICNT) information. However, the ICNT and the Branch History field (HIST), if Branch History trace is enabled, are not properly cleared when this message is transmitted. This may cause unexpected trace reconstruction results until the next Nexus Program Trace Synchronization Message (Program Trace – Direct Branch Message with Sync, or Program Trace – Indirect Branch History Message with Sync).

In Branch History mode, the first indirect branch following the reset (and the initial PT-SM) will contain the branch history prior to the reset plus the branch history after reset. However, there is no way to determine which branches occurred prior to reset and which followed reset.

Workaround: If not using branch history trace mode, to recreate the proper trace, the tool should take into account that the ICNT field is not cleared by the first PT-SM. The previous ICNT will be added to new ICNT value in the subsequent Nexus message. This may require extra processing by the tool.

> If using branch history mode, then an accurate reconstruction of the executed code just before and just after reset may not be possible. Trace reconstruction can be recovered after the next indirect branch message.

> On devices that bypass the Boot Assist Flash (BAF) or Boot Assist Module (BAM) after reset (in other words, the System Status and Configuration Module [SSCM] boots directly to user code if a valid Reset Configuration Half-Word is found), perform an indirect branch instruction shortly after reset to reset the ICNT (and HIST if Branch History mode is enabled). A full program trace synchronization message will be generated after 256 direct branches even if there is no indirect branches. This will allow the tool to recover the trace reconstruction from that point onward.

On devices that always execute the BAF or BAM, an indirect branch will occur during the BAF/BAM execution and the tool trace will be re-synchronized prior to the execution of user code.

#### e9873: PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF

**Description:** The PFLASH module supports calibration remapping of a flash access to another on-chip flash address. UTEST flash, BAF, and secure flash blocks cannot be remapped nor can accesses to other flash blocks be rerouted to addresses in UTEST flash, BAF, or secure flash. Flash blocks of size 16kB and 32KB in address range 0x00F90000-0x00FBFFFF do not support calibration remap to flash memory. All other flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF can be overlaid using the mirrored address range.

Workaround: When using the calibration remapping of flash feature, the user must select flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF.

#### e10789: PFLASH: EEPROM ECC error suppression not supported on on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF

Description: The pflash module supports the suppression of ECC event reporting on secure data flash blocks in the address range 0x00F80000 - 0x00F87FFF. Flash blocks of size 16KB and 32KB in address range 0x00F90000 – 0x00FBFFFF do not support suppression of error reporting on ECC events. When reading from the address range 0x00F90000-0x00FBFFFF, any corruption detected by ECC decode, either single-bit correctable or non-correctable events, will be notified to the FCCU.

Workaround: Expect potential ECC event reporting in address range 0x00F90000-0x00FBFFFF.

# e10721: STCU: If the Auxilliary Clock 9 Select Control Register CGM\_AC9\_SC[SELCTL] = 1, offline-BIST will fail leading to an STCU watchdog timeout

**Description:** When STCU offline-BIST is enabled (default) and the Auxilliary Clock 9 Select Control Register CGM\_AC9\_SC[SELCTL] = 1 (default = 0) the offline-BIST will not complete leading to an STCU watchdog timeout. STCU watchdog timeout duration depends on STCU\_WDG DCF record programmed before the STCU\_RUN DCF record.

**Workaround:** To avoid the STCU offline-BIST failure leading to the STCU watchdog timeout the user must select 1 of the following workarounds:

- 1. If there is a requirement for CGM\_AC9\_SC[SELCTL] = 1 (FXOSC) the user can avoid STCU offline-BIST failure by disabling FlexCAN\_0 MBIST by programming STCU\_MB\_CTL41 DCF (0xBA000000000806A0). This will reduce BIST coverage as FlexCAN\_0 MBIST is excluded.
- 2. If STCU offline-BIST is enabled for 100% coverage the user must select CGM\_AC9\_SC[SELCTL] = 0 (FS80).
- 3. If there is a requirement for CGM\_AC9\_SC[SELCTL] = 1 (FXOSC) the user can disable STCU offline-BIST by programming STCU\_CFG DCF (0x7F0000000008000C).

## e10577: STCU: Device may get stuck in reset if the Fast External Oscillator (FXOSC) is lost during self test

**Description:** If the fast external oscillator (FXOSC) is used as a reference clock for the PLL for online self test and the FXOSC is lost permanently while self test is in progress, the device will be stuck in the reset state.

**Workaround:** Use the Fast Internal Oscillator (FIRC) as the reference clock for the PLL when running online self test.

#### e10200: STM: System Timer Module (STM) Count register read corruption

OR

**Description:** Reading of the System Timer Module (STM) Counter register, STMx\_CNT(x denotes the instance of STM), can provide a corrupted value if enabled while reading. This applies to all instances of the STM on the device.

**Workaround:** 1. To ensure an accurate read of the STM Timer Cunter STMx\_CNT, the Timer must be disabled first through the TEN bit in the STMx\_CR register. Then the counter timer will be stable and readable. Once read the STM can be immediately restarted if desired.

2. STM should be operated on system clock frequency rather than FXOSC

#### How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.

