

**GigaDevice Semiconductor Inc.**

**GD32F170xx**  
**ARM® Cortex®-M3 32-bit MCU**

Datasheet

## Table of Contents

<b>Table of Contents .....</b>	<b>1</b>
<b>List of Figures .....</b>	<b>3</b>
<b>List of Tables .....</b>	<b>4</b>
<b>1. General description .....</b>	<b>5</b>
<b>2. Device overview .....</b>	<b>6</b>
<b>2.1. Device information .....</b>	<b>6</b>
<b>2.2. Block diagram.....</b>	<b>7</b>
<b>2.3. Pinouts and pin assignment .....</b>	<b>8</b>
<b>2.4. Memory map .....</b>	<b>10</b>
<b>2.5. Clock tree .....</b>	<b>12</b>
<b>2.6. Pin definitions.....</b>	<b>13</b>
<b>2.6.1. GD32F170R8 LQFP64 pin definitions .....</b>	<b>13</b>
<b>2.6.2. GD32F170Cx LQFP48 pin definitions .....</b>	<b>18</b>
<b>2.6.3. GD32F170Tx QFN36 pin definitions .....</b>	<b>22</b>
<b>2.6.4. GD32F170xx pin alternate functions .....</b>	<b>25</b>
<b>3. Functional description .....</b>	<b>28</b>
<b>3.1. ARM® Cortex®-M3 core .....</b>	<b>28</b>
<b>3.2. On-chip memory .....</b>	<b>28</b>
<b>3.3. Clock, reset and supply management.....</b>	<b>29</b>
<b>3.4. Boot modes.....</b>	<b>29</b>
<b>3.5. Power saving modes .....</b>	<b>30</b>
<b>3.6. Analog to digital converter (ADC) .....</b>	<b>30</b>
<b>3.7. DMA .....</b>	<b>31</b>
<b>3.8. General-purpose inputs/outputs (GPIOs) .....</b>	<b>31</b>
<b>3.9. Timers and PWM generation.....</b>	<b>31</b>
<b>3.10. Real time clock (RTC) .....</b>	<b>32</b>
<b>3.11. Inter-integrated circuit (I2C) .....</b>	<b>33</b>
<b>3.12. Serial peripheral interface (SPI) .....</b>	<b>33</b>
<b>3.13. Universal synchronous asynchronous receiver transmitter (USART) .....</b>	<b>34</b>
<b>3.14. Controller area network (CAN) .....</b>	<b>34</b>

---

3.15. Debug mode .....	34
3.16. Package and operation temperature.....	34
<b>4. Electrical characteristics.....</b>	<b>35</b>
4.1. Absolute maximum ratings.....	35
4.2. Recommended DC characteristics.....	35
4.3. Power consumption .....	35
4.4. EMC characteristics .....	37
4.5. Power supply supervisor characteristics .....	37
4.6. Electrical sensitivity .....	38
4.7. External clock characteristics .....	38
4.8. Internal clock characteristics .....	39
4.9. PLL characteristics.....	40
4.10. Memory characteristics .....	40
4.11. GPIO characteristics .....	41
4.12. ADC characteristics .....	42
4.13. SPI characteristics .....	43
4.14. I2C characteristics .....	43
4.15. USART characteristics.....	43
<b>5. Package information.....</b>	<b>44</b>
5.1. QFN package outline dimensions .....	44
5.2. LQFP package outline dimensions .....	45
<b>6. Ordering Information .....</b>	<b>47</b>
<b>7. Revision History.....</b>	<b>48</b>

## List of Figures

Figure 2-1. GD32F170xx block diagram .....	7
Figure 2-2. GD32F170Rx LQFP64 pinouts .....	8
Figure 2-3. GD32F170Cx LQFP48 pinouts .....	8
Figure 2-4. GD32F170Tx QFN36 pinouts.....	9
Figure 2-5. GD32F170xx clock tree .....	12
Figure 5-1. QFN package outline.....	44
Figure 5-2. LQFP package outline.....	45

## List of Tables

<b>Table 2-1. GD32F170xx devices features and peripheral list.....</b>	<b>6</b>
<b>Table 2-2. GD32F170xx memory map.....</b>	<b>10</b>
<b>Table 2-3. GD32F170R8 LQFP64 pin definitions .....</b>	<b>13</b>
<b>Table 2-4. GD32F170R8 LQFP48 pin definitions.....</b>	<b>18</b>
<b>Table 2-5. GD32F170Tx QFN36 pin definitions .....</b>	<b>22</b>
<b>Table 2-6. Port A alternate functions summary.....</b>	<b>25</b>
<b>Table 2-7. Port B alternate functions summary.....</b>	<b>26</b>
<b>Table 2-8. Port C &amp; D &amp; F alternate functions summary.....</b>	<b>27</b>
<b>Table 4-1. Absolute maximum ratings .....</b>	<b>35</b>
<b>Table 4-2. DC operating conditions .....</b>	<b>35</b>
<b>Table 4-3. Power consumption characteristics .....</b>	<b>35</b>
<b>Table 4-4. EMS characteristics .....</b>	<b>37</b>
<b>Table 4-5. EMI characteristics .....</b>	<b>37</b>
<b>Table 4-6. Power supply supervisor characteristics.....</b>	<b>37</b>
<b>Table 4-7. ESD characteristics .....</b>	<b>38</b>
<b>Table 4-8. Static latch-up characteristics.....</b>	<b>38</b>
<b>Table 4-9. High Speed Crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics .....</b>	<b>38</b>
<b>Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics .....</b>	<b>39</b>
<b>Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics .....</b>	<b>39</b>
<b>Table 4-12. Voltage values and corresponding IRC8M standard.....</b>	<b>39</b>
<b>Table 4-13. Low speed internal clock (IRC40K) characteristics .....</b>	<b>40</b>
<b>Table 4-14. PLL characteristics .....</b>	<b>40</b>
<b>Table 4-15. Flash memory characteristics .....</b>	<b>40</b>
<b>Table 4-16. I/O port characteristics .....</b>	<b>41</b>
<b>Table 4-17. ADC characteristics .....</b>	<b>42</b>
<b>Table 4-18. ADC <math>R_{AIN\ max}</math> for <math>f_{ADC}=28MHz</math> .....</b>	<b>42</b>
<b>Table 4-19. Standard SPI characteristics .....</b>	<b>43</b>
<b>Table 4-20. I2C characteristics .....</b>	<b>43</b>
<b>Table 4-21. USART characteristics .....</b>	<b>43</b>
<b>Table 5-1. QFN package dimensions .....</b>	<b>44</b>
<b>Table 5-2. LQFP package dimensions .....</b>	<b>46</b>
<b>Table 6-1. Part ordering code for GD32F170xx devices .....</b>	<b>47</b>
<b>Table 7-1. Revision history .....</b>	<b>48</b>

## 1. General description

The GD32F170xx device belongs to the 5V value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F170xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The device offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs and two USARTs, two CANs with a CAN PHY.

The device operates from a 2.5 to 5.5V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F170xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, home appliances, E-bike and so on.



## 2. Device overview


### 2.1. Device information

Table 2-1. GD32F170xx devices features and peripheral list

Part Number		GD32F170xx					
		T4	T6	T8	C4	C6	R8
Flash (KB)	16	32	64	16	32	64	64
SRAM (KB)	4	4	8	4	4	8	8
Timers	General timer(32-bit)	1 (1)	1 (1)	1 (1)	1 (1)	1 (1)	1 (1)
	General timer(16-bit)	4	4	5 (2,13-16)	4	4	5 (2,13-16)
	Advanced timer(16-bit)	1 (0)	1 (0)	1 (0)	1 (0)	1 (0)	1 (0)
	SysTick	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2
	RTC	1	1	1	1	1	1
Connectivity	USART	1 (0)	2 (0-1)	2 (0-1)	1 (0)	2 (0-1)	2 (0-1)
	I2C	1 (0)	1 (0)	3 (0-2)	1 (0)	1 (0)	3 (0-2)
	SPI	1 (0)	1 (0)	3 (0-2)	1 (0)	1 (0)	3 (0-2)
	CAN	2 (0-1)	2 (0-1)	2 (0-1)	2 (0-1)	2 (0-1)	2 (0-1)
GPIO		28	28	28	39	39	55
EXTI		16	16	16	16	16	16
ADC	Units	1	1	1	1	1	1
	Channels (External)	10	10	10	10	10	16
	Channels (Internal)	3	3	3	3	3	3
Package		QFN36			LQFP48		LQFP64


## 2.2. Block diagram

**Figure 2-1. GD32F170xx block diagram**



## 2.3. Pinouts and pin assignment

**Figure 2-2. GD32F170Rx LQFP64 pinouts**



**Figure 2-3. GD32F170Cx LQFP48 pinouts**





Figure 2-4. GD32F170Tx QFN36 pinouts



## 2.4. Memory map


**Table 2-2. GD32F170xx memory map**

Pre-defined Regions	Bus	ADDRESS	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
Peripherals	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved
	AHB2	0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
		0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
	AHB1	0x4002 4400 - 0x47FF FFFF	Reserved
	APB2	0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0400 - 0x4002 0FFF	Reserved
		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 4C00 - 0x4001 FFFF	Reserved
APB1	APB2	0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
	APB1	0x4000 C400 - 0x4000 FFFF	Reserved
	APB1	0x4000 C000 - 0x4000 C3FF	I2C2

<b>Pre-defined Regions</b>	<b>Bus</b>	<b>ADDRESS</b>	<b>Peripherals</b>
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	Reserved
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	Reserved
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	CAN SRAM
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 4800 - 0x4000 53FF	Reserved
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	Reserved
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM		0x2000 2000 - 0x3FFF FFFF	Reserved
		0x2000 0000 - 0x2000 1FFF	SRAM
Code		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option bytes
		0x1FFF EC00 - 0x1FFF F7FF	System memory
		0x0801 0000 - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0800 FFFF	Main Flash memory
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory

## 2.5. Clock tree

**Figure 2-5. GD32F170xx clock tree**



### Legend:

- HXTAL: High speed crystal oscillator
- LXTAL: Low speed crystal oscillator
- IRC8M: Internal 8M RC oscillators
- IRC40K: Internal 40K RC oscillator
- IRC28M: Internal 28M RC oscillators

## 2.6. Pin definitions

### 2.6.1. GD32F170R8 LQFP64 pin definitions

Table 2-3. GD32F170R8 LQFP64 pin definitions

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
V <sub>BAT</sub>	1	P		Default: V <sub>BAT</sub>
PC13-TAMPER-RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14-OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN
PC15-OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	I/O	HVT	Default: PF0 Additional: OSCIN
PF1-OSCOUT	6	I/O	HVT	Default: PF1 Additional: OSCOUT
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: EVENTOUT, I2C2_SCL Additional: ADC_IN10
PC1	9	I/O		Default: PC1 Alternate: EVENTOUT, I2C2_SDA Additional: ADC_IN11
PC2	10	I/O		Default: PC2 Alternate: EVENTOUT, I2C2_SMBA Additional: ADC_IN12
PC3	11	I/O		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13, I2C2_TXFRAME
V <sub>SSA</sub>	12	P		Default: V <sub>SSA</sub>
V <sub>DDA</sub>	13	P		Default: V <sub>DDA</sub>
PA0-WKUP	14	I/O		Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI,I2C1_SCL, Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, TIMER1_CH1, I2C1_SDA, EVENTOUT Additional: ADC_IN1
PA2	16	I/O		Default: PA2

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
				Alternate: USART1_TX, TIMER1__CH2, TIMER14_CH0, I2C1_SMBA Additional: ADC_IN2
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1, I2C1_TXFRAME Additional: ADC_IN3
PF4	18	I/O	HVT	Default: PF4 Alternate: EVENTOUT
PF5	19	I/O	HVT	Default: PF5 Alternate: EVENTOUT
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS, SPI2_NSS Additional: ADC_IN4
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI, Additional: ADC_IN5, CANH
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6, CANL
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
PC5	25	I/O		Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT, SPI2_NSS Additional: ADC_IN8, IREF
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9, VREF
PB2	28	I/O	HVT	Default: PB2
PB10	29	I/O	HVT	Default: PB10

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
				Alternate: I2C1_SCL, TIMER1_CH2, SPI1_IO2
PB11	30	I/O	HVT	Default: PB11 Alternate: I2C1_SDA, TIMER1_CH3, EVENTOUT, SPI1_IO3
V <sub>SS</sub>	31	P		Default: V <sub>SS</sub>
V <sub>DD</sub>	32	P		Default: V <sub>DD</sub>
PB12	33	I/O	HVT	Default: PB12 Alternate: SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT, CAN1_RX
PB13	34	I/O	HVT	Default: PB13 Alternate: SPI1_SCK, TIMER0_CH0_ON, I2C1_TXFRAME, CAN1_TX
PB14	35	I/O	HVT	Default: PB14 Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0
PB15	36	I/O	HVT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PC6	37	I/O	HVT	Default: PC6 Alternate: TIMER2_CH0, SEG24, I2C2_TXFRAME
PC7	38	I/O	HVT	Default: PC7 Alternate: TIMER2_CH1, I2C2_SCL
PC8	39	I/O	HVT	Default: PC8 Alternate: TIMER2_CH2, I2C2_SDA
PC9	40	I/O	HVT	Default: PC9 Alternate: TIMER3_CH3, I2C2_SMBA, CK_OUT1
PA8	41	I/O	HVT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USART1_TX, EVENTOUT, I2C0_TXFRAME
PA9	42	I/O	HVT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL, SPI1_IO2
PA10	43	I/O	HVT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, SPI1_IO3
PA11	44	I/O	HVT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, CAN0_RX
PA12	45	I/O	HVT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, CAN0_TX
PA13	46	I/O	HVT	Default: PA13/SWDIO

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
				Alternate: IFRP_OUT, SWDIO, SPI1_MISO, I2C0_SMBA
PF6	47	I/O	HVT	Default: PF6 Alternate: I2C1_SCL
PF7	48	I/O	HVT	Default: PF7 Alternate: I2C1_SDA
PA14	49	I/O	HVT	Default: PA14/SWCLK Alternate: USART1_TX, SWCLK, SPI1_MOSI
PA15	50	I/O	HVT	Default: PA15 Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT, SPI2_NSS, I2C0_SMBA
PC10	51	I/O	HVT	Default: PC10 Alternate: SPI2_SCK
PC11	52	I/O	HVT	Default: PC11 Alternate: SPI2_MISO
PC12	53	I/O	HVT	Default: PC12 Alternate: SPI2_MOSI
PD2	54	I/O	HVT	Default: PD2 Alternate: TIMER2_ETI
PB3	55	I/O	HVT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT, SPI2_SCK, I2C0_TXFRAME
PB4	56	I/O	HVT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT, SPI2_MISO, I2C2_SMBA
PB5	57	I/O	HVT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, SPI2_MOSI, I2C2_TXFRAME, CAN1_RX
PB6	58	I/O	HVT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, I2C2_SCL, CAN1_TX
PB7	59	I/O	HVT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, I2C2_SDA
BOOT0	60	I		Default: BOOT0
PB8	61	I/O	HVT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0, CAN0_RX
PB9	62	I/O	HVT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, COM3, CAN0_TX
V <sub>SS</sub>	63	P		Default: V <sub>SS</sub>
V <sub>DD</sub>	64	P		Default: V <sub>DD</sub>

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.

## 2.6.2. GD32F170Cx LQFP48 pin definitions

**Table 2-4. GD32F170R8 LQFP48 pin definitions**

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
V <sub>BAT</sub>	1	P		Default: V <sub>BAT</sub>
PC13-TAMPER-RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14-OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN
PC15-OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	I/O	HVT	Default: PF0 Additional: OSCIN
PF1-OSCOUT	6	I/O	HVT	Default: PF1 Additional: OSCOUT
NRST	7	I/O		Default: NRST
V <sub>SSA</sub>	8	P		Default: V <sub>SSA</sub>
V <sub>DDA</sub>	9	P		Default: V <sub>DDA</sub>
PA0-WKUP	10	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	11	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1
PA2	12	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1__CH2, TIMER14_CH0, I2C1_SMBA <sup>(5)</sup> Additional: ADC_IN2
PA3	13	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, I2C1_TXFRAME <sup>(5)</sup> Additional: ADC_IN3
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , SPI2_NSS <sup>(5)</sup> Additional: ADC_IN4
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI, Additional: ADC_IN5, CANH
PA6	16	I/O		Default: PA6

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
				Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6, CANL
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PB0	18	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT, SPI2_NSS <sup>(5)</sup> Additional: ADC_IN8, IREF
PB1	19	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9, VREF
PB2	20	I/O	HVT	Default: PB2
PB10	21	I/O	HVT	Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , TIMER1_CH2, I2C0_SCL <sup>(3)</sup> , SPI1_IO2 <sup>(5)</sup>
PB11	22	I/O	HVT	Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT, I2C0_SDA <sup>(3)</sup> , SPI1_IO3 <sup>(5)</sup>
V <sub>ss</sub>	23	P		Default: V <sub>ss</sub>
V <sub>DD</sub>	24	P		Default: V <sub>DD</sub>
PB12	25	I/O	HVT	Default: PB12 Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN, I2C1_SMBA <sup>(5)</sup> , EVENTOUT, CAN1_RX
PB13	26	I/O	HVT	Default: PB13 Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON, I2C1_TXFRAME <sup>(5)</sup> , CAN1_TX
PB14	27	I/O	HVT	Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0
PB15	28	I/O	HVT	Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PA8	29	I/O	HVT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USART1_TX, EVENTOUT, I2C0_TXFRAME
PA9	30	I/O	HVT	Default: PA9

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL, SPI1_IO2 <sup>(5)</sup>
PA10	31	I/O	HVT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, SPI1_IO3 <sup>(5)</sup>
PA11	32	I/O	HVT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, CAN0_RX
PA12	33	I/O	HVT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, CAN0_TX
PA13	34	I/O	HVT	Default: PA13/SWDIO Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup> , I2C0_SMBA
PF6	35	I/O	HVT	Default: PF6 Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup>
PF7	36	I/O	HVT	Default: PF7 Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup>
PA14	37	I/O	HVT	Default: PA14/SWCLK Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>
PA15	38	I/O	HVT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT, SPI2_NSS <sup>(5)</sup> , I2C0_SMBA
PB3	39	I/O	HVT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT, SPI2_SCK <sup>(5)</sup> , I2C0_TXFRAME
PB4	40	I/O	HVT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT, SPI2_MISO <sup>(5)</sup> , I2C2_SMBA <sup>(5)</sup>
PB5	41	I/O	HVT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, SPI2_MOSI <sup>(5)</sup> , I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX
PB6	42	I/O	HVT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, I2C2_SCL <sup>(5)</sup> , CAN1_TX
PB7	43	I/O	HVT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, I2C2_SDA <sup>(5)</sup>
BOOT0	44	I		Default: BOOT0

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
PB8	45	I/O	HVT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0, CAN0_RX
PB9	46	I/O	HVT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, COM3, CAN0_TX
V <sub>ss</sub>	47	P		Default: V <sub>ss</sub>
V <sub>DD</sub>	48	P		Default: V <sub>DD</sub>

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F170C4 devices only.
- (4) Functions are available on GD32F170C8/6 devices.
- (5) Functions are available on GD32F170C8 devices.

### 2.6.3. GD32F170Tx QFN36 pin definitions

**Table 2-5. GD32F170Tx QFN36 pin definitions**

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
V <sub>DD</sub>	1	P		Default: V <sub>DD</sub>
PF0-OSCIN	2	I/O	HVT	Default: PF0 Additional: OSCIN
PF1-OSCOUT	3	I/O	HVT	Default: PF1 Additional: OSCOUT
NRST	4	I/O		Default: NRST
V <sub>SSA</sub>	5	P		Default: V <sub>SSA</sub>
V <sub>DDA</sub>	6	P		Default: V <sub>DDA</sub>
PA0-WKUP	7	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	8	I/O		Default: PA1 Alternate: USART0 RTS <sup>(3)</sup> , USART1 RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1
PA2	9	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1__CH2, TIMER14_CH0, I2C1_SMBA <sup>(5)</sup> Additional: ADC_IN2
PA3	10	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, I2C1_TXFRAME <sup>(5)</sup> Additional: ADC_IN3
PA4	11	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , SPI2_NSS <sup>(5)</sup> Additional: ADC_IN4
PA5	12	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5, CANH
PA6	13	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6, CANL
PA7	14	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Additional: ADC_IN7
PB0	15	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT, SPI2_NSS <sup>(5)</sup> Additional: ADC_IN8, IREF
PB1	16	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9, VREF
PB2	17	I/O	HVT	Default: PB2
V <sub>SS</sub>	18	P		Default: V <sub>SS</sub>
V <sub>DD</sub>	19	P		Default: V <sub>DD</sub>
PA8	20	I/O	HVT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USART1_TX <sup>(4)</sup> , EVENTOUT, I2C0_TXFRAME
PA9	21	I/O	HVT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL, SPI1_IO2 <sup>(5)</sup>
PA10	22	I/O	HVT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, SPI1_IO3 <sup>(5)</sup>
PA11	23	I/O	HVT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, CAN0_RX
PA12	24	I/O	HVT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, CAN0_TX
PA13	25	I/O	HVT	Default: PA13/SWDIO Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup> , I2C0_SMBA
PF6	26	I/O	HVT	Default: PF6 Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup>
PF7	27	I/O	HVT	Default: PF7 Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup>
PA14	28	I/O	HVT	Default: PA14/SWCLK Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>
PA15	29	I/O	HVT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT, SPI2_NSS <sup>(5)</sup> , I2C0_SMBA
PB3	30	I/O	HVT	Default: PB3

<b>Pin Name</b>	<b>Pins</b>	<b>Pin Type<sup>(1)</sup></b>	<b>I/O Level<sup>(2)</sup></b>	<b>Functions description</b>
				Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT, SPI2_SCK <sup>(5)</sup> , I2C0_TXFRAME
PB4	31	I/O	HVT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT, SPI2_MISO <sup>(5)</sup> , I2C2_SMBA <sup>(5)</sup>
PB5	32	I/O	HVT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, SPI2_MOSI <sup>(5)</sup> , I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX
PB6	33	I/O	HVT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, I2C2_SCL <sup>(5)</sup> , CAN1_TX
PB7	34	I/O	HVT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, I2C2_SDA <sup>(5)</sup>
BOOT0	35	I		Default: BOOT0
V <sub>ss</sub>	36	P		Default: V <sub>ss</sub>

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F170T4 devices only.
- (4) Functions are available on GD32F170T8/6 devices.
- (5) Functions are available on GD32F170T8 devices.

## 2.6.4. GD32F170xx pin alternate functions

**Table 2-6. Port A alternate functions summary**

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9
PA0		USART0_CTS <sup>(1)</sup> USART1_CTS <sup>(2)</sup>	TIMER1_CH0, TIMER1_ETI		I2C1_SCL <sup>(3)</sup>				
PA1	EVENTOUT_T	USART0_RTS <sup>(1)</sup> USART1_RTS <sup>(2)</sup>	TIMER1_CH1		I2C1_SDA <sup>(3)</sup>				
PA2	TIMER14_CH0	USART0_TX <sup>(1)</sup> USART1_TX <sup>(2)</sup>	TIMER1_CH2		I2C1_SMB_A <sup>(3)</sup>				
PA3	TIMER14_CH1	USART0_RX <sup>(1)</sup> USART1_RX <sup>(2)</sup>	TIMER1_CH3		I2C1_TXF_RAME <sup>(3)</sup>				
PA4	SPI0_NSS	USART0_CK <sup>(1)</sup> USART1_CK <sup>(2)</sup>			TIMER13_CH0	SPI2_NS_S <sup>(3)</sup>	SPI1_NS_S <sup>(3)</sup>		
PA5	SPI0_SCK		TIMER1_CH0, TIMER1_ETI						
PA6	SPI0_MISO	TIMER2_CH0	TIMER0_BRKIN			TIMER15_CH0	EVENTOUT_UT		
PA7	SPI0_MOSI	TIMER2_CH1	TIMER0_CH0_ON		TIMER13_CH0	TIMER16_CH0	EVENTOUT_UT		
PA8	CK_OUT0	USART0_CK	TIMER0_CH0	EVEN_TOUT	USART1_TX <sup>(2)</sup>	I2C0_TX_FRAME			
PA9	TIMER14_BRKIN	USART0_TX	TIMER0_CH1		I2C0_SCL		SPI1_IO2 <sup>(3)</sup>		
PA10	TIMER16_BRKIN	USART0_RX	TIMER0_CH2		I2C0_SDA		SPI1_IO3 <sup>(3)</sup>		
PA11	EVENTOUT_T	USART0_CTS	TIMER0_CH3						CAN0_RX
PA12	EVENTOUT_T	USART0_RTS	TIMER0_ETI						CAN0_TX
PA13	SWDIO	IFRP_OUT				I2C0_SMBA	SPI1_MISO <sup>(3)</sup>		
PA14	SWCLK	USART0_TX <sup>(1)</sup> USART1_TX <sup>(2)</sup>					SPI1_MO_SI <sup>(3)</sup>		
PA15	SPI0_NSS	USART0_RX <sup>(1)</sup> USART1_RX <sup>(2)</sup>	TIMER1_CH0, TIMER1_ETI	EVEN_TOUT	I2C0_SMB_A	SPI2_NS_S <sup>(3)</sup>	SPI1_NS_S <sup>(3)</sup>		

**Notes:**

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8/6 devices.
- (3) Functions are available on GD32F170x8 devices.

**Table 2-7. Port B alternate functions summary**

<b>Pin Name</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>	<b>AF9</b>
PB0	EVENTOUT	TIMER2_CH2	TIMER0_CH1_ON		USART1_RX <sup>(2)</sup>	SPI2_NS_S <sup>(3)</sup>			
PB1	TIMER13_CH0	TIMER2_CH3	TIMER0_CH2_ON				SPI1_SC_K <sup>(3)</sup>		
PB2									
PB3	SPI0_SCK	EVETOU_T	TIMER1_CH1		I2C0_TXF_RAME	SPI2_SC_K <sup>(3)</sup>			
PB4	SPI0_MISO	TIMER2_CH0	EVENTO_UT		I2C2_SM_BA <sup>(3)</sup>	SPI2_MIS_O <sup>(3)</sup>			
PB5	SPI0_MOSI	TIMER2_CH1	TIMER15_BRKIN	I2C0_SM_BA	I2C2_TXF_RAME <sup>(3)</sup>	SPI2_MO_SI <sup>(3)</sup>			CAN1_RX
PB6	USART0_TX	I2C0_SC_L	TIMER15_CH0_ON		I2C2_SCL <sup>(3)</sup>				CAN1_TX
PB7	USART0_RX	I2C0_SD_A	TIMER16_CH0_ON		I2C2_SD_A <sup>(3)</sup>				
PB8		I2C0_SC_L	TIMER15_CH0						CAN0_RX
PB9	IFRP_OUT	I2C0_SD_A	TIMER16_CH0	EVENTO_UT					CAN0_TX
PB10		I2C0_SC_L <sup>(1)</sup> , I2C1_SC_L <sup>(3)</sup>	TIMER1_CH2				SPI1_IO2 <sup>(3)</sup>		
PB11	EVENTOUT	I2C0_SD_A <sup>(1)</sup> , I2C1_SD_A <sup>(3)</sup>	TIMER1_CH3				SPI1_IO3 <sup>(3)</sup>		
PB12	SPI0_NSS <sup>(1)</sup> SPI1_NSS <sup>(3)</sup>	EVENTO_UT	TIMER0_BRKIN		I2C1_SM_BA <sup>(3)</sup>				CAN1_RX
PB13	SPI0_SCK <sup>(1)</sup> SPI1_SCK <sup>(3)</sup>		TIMER0_CH0_ON		I2C1_TXF_RAME <sup>(3)</sup>				CAN1_TX
PB14	SPI0_MISO <sup>(1)</sup> SPI1_MISO <sup>(3)</sup>	TIMER14_CH0	TIMER0_CH1_ON						
PB15	SPI0_MOSI <sup>(1)</sup> SPI1_MOSI <sup>(3)</sup>	TIMER14_CH1	TIMER0_CH2_ON	TIMER14_CH0_ON					

**Notes:**

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8/6 devices.
- (3) Functions are available on GD32F170x8 devices.

**Table 2-8. Port C & D & F alternate functions summary**

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9
PC0	EVENTOUT	I2C2_SCL <sup>(2)</sup>							
PC1	EVENTOUT	I2C2_SDA <sup>(2)</sup>							
PC2	EVENTOUT	I2C2_SMBA <sup>(2)</sup>							
PC3	EVENTOUT	I2C2_TXFRAME <sup>(2)</sup>							
PC4	EVENTOUT								
PC5									
PC6	TIMER2_CH0	I2C2_TXFRAME <sup>(2)</sup>							
PC7	TIMER2_CH1	I2C2_SCL <sup>(2)</sup>							
PC8	TIMER2_CH2	I2C2_SDA <sup>(2)</sup>							
PC9	TIMER2_CH3	I2C2_SMBA <sup>(2)</sup>		CK_OU T1					
PC10	SPI2_SCK <sup>(2)</sup>								
PC11	SPI2_MISO <sup>(2)</sup>								
PC12	SPI2_MOSI <sup>(2)</sup>								
PD2	TIMER2_ET1								
PF4	EVENTOUT								
PF5	EVENTOUT								
PF6	I2C0_SCL <sup>(1)</sup> I2C1_SCL <sup>(2)</sup>								
PF7	I2C0_SDA <sup>(1)</sup> I2C1_SDA <sup>(2)</sup>								

**Notes:**

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8 devices.

### 3. Functional description

#### 3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

#### 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. [Table 2-2. GD32F170xx memory map](#) shows the memory map of the GD32F170xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

### 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.5 to 5.5 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See [Figure 2-5. GD32F170xx clock tree](#) for details on the clock tree.

GD32F1x0 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.95V and down to 1.9V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a wake up message for leading the MCU into security.

Power supply schemes:

- $V_{DD}$  range: 2.5 to 5.5 V, external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- $V_{DDA}$  range: 2.5 to 5.5 V, external analog power supplies for ADC, reset blocks, RCs and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.
- $V_{BAT}$  range: 1.8 to 5.5 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0(PA9 and PA10) or USART1(PA2 and PA3,PA14 and PA15).

### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In deep-sleep mode, all clocks in the 1.8V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the RTC tamper and Timestamp, the USART0 wakeup and the CEC wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

- **Standby mode**

In standby mode, the whole 1.8V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

### 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 2 MSPS conversion rate
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (3.0 to 5.5 V)
- Temperature sensor

A 12-bit 2 MSPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between 3.0 V < V<sub>DDA</sub> < 5.5 V. An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADC can be triggered from the events generated by the general timers (TIMERx=1,2,14) and the advanced timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to

the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

### 3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

### 3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F170xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

### 3.9. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder

- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, compare match output, generation of PWM waveform (edge-aligned and center-aligned Mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F170xx provides two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in stop and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

### 3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers
- Calendar with sub-seconds, seconds, minutes, hours, week day, date, year and month

- automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

### 3.11. Inter-integrated circuit (I2C)

- Up to three I2Cs bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- Hardware support specifications of secure access and control module interface applied in validation for resident ID cards

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

### 3.12. Serial peripheral interface (SPI)

- Up to three SPIs interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (SPI1)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is only supported in SPI1.

### 3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

### 3.14. Controller area network (CAN)

- Two CANs interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly
- A hardware CAN PHY integrated (CAN0)

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others. The integrated hardware CAN PHY can be enabled by register setting and this mode only used for CAN0.

### 3.15. Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

### 3.16. Package and operation temperature

- LQFP64 (GD32F170Rx), LQFP48 (GD32F170Cx) and QFN36 (GD32F170Tx)
- Operation temperature range: -40°C to +85°C (industrial level)

## 4. Electrical characteristics

### 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4-1. Absolute maximum ratings**

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	External voltage range	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
V <sub>DDA</sub>	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 5.5	V
V <sub>BAT</sub>	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
V <sub>IN</sub>	Input voltage on 5V tolerant pin	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 7.5	V
	Input voltage on other I/O	V <sub>SS</sub> - 0.3	5.5	V
I <sub>IO</sub>	Maximum current for GPIO pins	—	25	mA
T <sub>A</sub>	Operating temperature range	-40	+85	°C
T <sub>STG</sub>	Storage temperature range	-55	+150	°C
T <sub>J</sub>	Maximum junction temperature	—	125	°C

### 4.2. Recommended DC characteristics

**Table 4-2. DC operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	Supply voltage	—	2.5	5.0	5.5	V
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.5	5.0	5.5	V
V <sub>BAT</sub>	Battery supply voltage	—	2.0	—	5.5	V

### 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

**Table 4-3. Power consumption characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>DD</sub>	Supply current (Run mode)	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System clock=72 MHz, All peripherals enabled	—	59.23	—	mA
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System clock =72 MHz, All peripherals disabled	—	38.71	—	mA

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
		$V_{DD}=V_{DDA}=5.0V$ , HXTAL=8MHz, System clock =48 MHz, All peripherals enabled	—	40.46	—	mA
		$V_{DD}=V_{DDA}=5.0V$ , HXTAL=8MHz, System Clock =48 MHz, All peripherals disabled	—	26.72	—	mA
	Supply current (Sleep mode)	$V_{DD}=V_{DDA}=5.0V$ , HXTAL=8MHz, CPU clock off, System clock=72MHz, All peripherals enabled	—	35.17	—	mA
		$V_{DD}=V_{DDA}=5.0V$ , HXTAL=8MHz, CPU clock off, System clock=72MHz, All peripherals disabled	—	13.00	—	mA
	Supply current (Deep-sleep mode)	$V_{DD}=V_{DDA}=5.0V$ , Regulator in run mode, IRC40K on, RTC on, All GPIOs analog mode	—	119.81	—	$\mu A$
		$V_{DD}=V_{DDA}=5.0V$ , Regulator in low power mode, IRC40K on, RTC on, All GPIOs analog mode	—	105.35	—	$\mu A$
	Supply current (Standby mode)	$V_{DD}=V_{DDA}=5.0V$ , LXTAL off, IRC40K on, RTC on	—	11.08	—	$\mu A$
		$V_{DD}=V_{DDA}=5.0V$ , LXTAL off, IRC40K on, RTC off	—	10.56	—	$\mu A$
		$V_{DD}=V_{DDA}=5.0V$ , LXTAL off, IRC40K off, RTC off	—	8.54	—	$\mu A$
$I_{BAT}$	Battery supply current	$V_{DD}$ not available, $V_{BAT}=5.5$ V, LXTAL on with external crystal, RTC on, Higher driving	—	2.30	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=5.0$ V, LXTAL on with external crystal, RTC on, Higher driving	—	2.06	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=3.3$ V, LXTAL on with external crystal, RTC on, Higher driving	—	1.56	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=2.5$ V, LXTAL on with external crystal, RTC on, Higher driving	—	1.41	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=5.0$ V, LXTAL on with external crystal, RTC on, Lower driving	—	1.32	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=3.3$ V, LXTAL on with external crystal, RTC on, Lower driving	—	0.88	—	$\mu A$
		$V_{DD}$ not available, $V_{BAT}=2.5$ V, LXTAL on with external crystal, RTC on, Lower driving	—	0.75	—	$\mu A$

## 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in [Table 4-4. EMS characteristics](#), based on the EMS levels and classes compliant with IEC 61000 series standard.

**Table 4-4. EMS characteristics**

Symbol	Parameter	Conditions	Level/Class
$V_{ESD}$	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 5.0 \text{ V}$ , $T_A = +25 \text{ }^\circ\text{C}$ conforms to IEC 61000-4-2	3B
$V_{FTB}$	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on $V_{DD}$ and $V_{SS}$ pins	$V_{DD} = 5.0 \text{ V}$ , $T_A = +25 \text{ }^\circ\text{C}$ conforms to IEC 61000-4-4	4A

EMI (Electromagnetic Interference) emission testing result is given in [Table 4-5. EMI characteristics](#), compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

**Table 4-5. EMI characteristics**

Symbol	Parameter	Conditions	Tested frequency band	Conditions		Unit
				24M	48M	
$S_{EMI}$	Peak level	$V_{DD} = 5.0 \text{ V}$ , $T_A = +25 \text{ }^\circ\text{C}$ , compliant with IEC 61967-2	0.1 to 2 MHz	<0	<0	dB $\mu$ V
			2 to 30 MHz	-3.9	-2.8	
			30 to 130 MHz	-7.2	-8	
			130 MHz to 1GHz	-7	-7	

## 4.5. Power supply supervisor characteristics

**Table 4-6. Power supply supervisor characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{POR}$	Power on reset threshold	—	1.87	1.94	2.01	V
$V_{PDR}$	Power down reset threshold		1.82	1.89	1.96	V
$V_{HYST}$	PDR hysteresis		—	0.05	—	V
$T_{RSTTEMP}$	Reset temporization		—	2	—	ms

## 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

**Table 4-7. ESD characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A=25^\circ C$ ; JESD22-A114	—	—	7000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A=25^\circ C$ ; JESD22-C101	—	—	1000	V

**Table 4-8. Static latch-up characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LU	I-test	$T_A=25^\circ C$ ; JESD78	—	—	$\pm 200$	mA
	$V_{supply}$ over voltage		—	—	8.25	V

## 4.7. External clock characteristics

**Table 4-9. High Speed Crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HXTAL}$	High Speed External oscillator (HXTAL) frequency	$V_{DD}=5.0V$	4	8	32	MHz
$C_{HXTAL}$	Recommended load capacitance on OSCIN and OSCOUT	—	—	20	30	pF
$R_{FHXTAL}$	Recommended external feedback resistor between XTALIN and XTALOUT	—	—	200	—	K $\Omega$
$D_{HXTAL}$	HXTAL oscillator duty cycle	—	30	50	70	%
$I_{DDHXTAL}$	HXTAL oscillator operating current	$V_{DD}=5.0V, T_A=25^\circ C$	—	1.7	—	mA
$t_{SUHXTAL}$	HXTAL oscillator startup time	$V_{DD}=5.0V, T_A=25^\circ C$	—	2	—	ms

**Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LXTAL}$	Low Speed External oscillator (LXTAL) frequency	$V_{DD}=V_{BAT}=5.0V$	—	32.768	1000	KHz
$C_{LXTAL}$	Recommended load capacitance on OSC32IN and OSC32OUT	—	—	—	15	pF
$D_{LXTAL}$	LXTAL oscillator duty cycle	—	30	50	70	%
$I_{DDLXTAL}$	LXTAL oscillator operating current	LXTALDRV[1:0]=00	—	0.7	—	$\mu A$
		LXTALDRV[1:0]=01	—	0.8	—	
		LXTALDRV[1:0]=10	—	1.1	—	
		LXTALDRV[1:0]=11	—	1.4	—	
$t_{SULXTAL}$	LXTAL oscillator startup time	$V_{DD}=V_{BAT}=5.0V$	—	3	—	s

## 4.8. Internal clock characteristics

**Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{IRC8M}$	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD}=5.0V$	—	8	—	MHz
$ACC_{IRC8M}$	IRC8M oscillator Frequency accuracy, Factory-trimmed	$V_{DD}=5.0V, T_A=-40^{\circ}C \sim +105^{\circ}C$	-3.5	—	+3.0	%
		$V_{DD}=5.0V, T_A=0^{\circ}C \sim +85^{\circ}C$	-2.0	—	+2.0	%
		$V_{DD}=5.0V, T_A=25^{\circ}C$	-1.0	—	+1.0	%
$D_{IRC8M}$	IRC8M oscillator duty cycle	$V_{DD}=5.0V, f_{IRC8M}=8MHz$	48	50	52	%
$I_{DDIRC8M}$	IRC8M oscillator operating current	$V_{DD}=5.0V, f_{IRC8M}=8MHz$	—	80	100	$\mu A$
$t_{SUIRC8M}$	IRC8M oscillator startup time	$V_{DD}=5.0V, f_{IRC8M}=8MHz$	1	—	2	us

**Table 4-12. Voltage values and corresponding IRC8M standard**

Value	Standard
5.5V	8.29 MHz $\pm 1\%$
5V	8.00 MHz $\pm 1\%$
3.3V	7.52 MHz $\pm 1\%$
3V	7.54 MHz $\pm 1\%$
2.5V	7.57 MHz $\pm 1\%$

**Note:**

GD32F170 IRC8M was trimmed in 5V, if other voltage value is needed to use in [Table 4-12. Voltage values and corresponding IRC8M standard](#), please calibrate the IRC8M value by manual.

**Table 4-13. Low speed internal clock (IRC40K) characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>IRC40K</sub>	Low Speed Internal oscillator (IRC40K) frequency	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =-40°C ~ +85°C	30	40	60	KHz
I <sub>DDIRC40K</sub>	IRC40K oscillator operating current	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =25°C	—	1	2	µA
t <sub>SUIRC40K</sub>	IRC40K oscillator startup time	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =25°C	—	—	80	µs

## 4.9. PLL characteristics

**Table 4-14. PLL characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>PLLIN</sub>	PLL input clock frequency	—	1	8	25	MHz
f <sub>PLL</sub>	PLL output clock frequency	—	16	—	72	MHz
t <sub>LOCK</sub>	PLL lock time	—	—	—	200	µs
Jitter <sub>PLL</sub>	Cycle to cycle Jitter	—	—	—	300	ps

## 4.10. Memory characteristics

**Table 4-15. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
P <sub>E</sub> <sub>CYC</sub>	Number of guaranteed program /erase cycles before failure (Endurance)	T <sub>A</sub> =-40°C ~ +85°C	100	—	—	kcycles
t <sub>RET</sub>	Data retention time	T <sub>A</sub> =125°C	20	—	—	years
t <sub>PROG</sub>	Word programming time	T <sub>A</sub> =-40°C ~ +85°C	200	—	400	us
t <sub>ERASE</sub>	Page erase time	T <sub>A</sub> =-40°C ~ +85°C	60	100	450	ms
t <sub>MERASE</sub>	Mass erase time	T <sub>A</sub> =-40°C ~ +85°C	3.2	—	9.6	s

## 4.11. GPIO characteristics

**Table 4-16. I/O port characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Standard IO Low level input voltage	$V_{DD}=2.5V$	—	—	0.83	V
		$V_{DD}=3.3V$	—	—	1.24	
		$V_{DD}=5.0V$	—	—	1.97	
		$V_{DD}=5.5V$	—	—	2.22	
	High Voltage tolerant IO Low level input voltage	$V_{DD}=2.5V$	—	—	0.65	V
		$V_{DD}=3.3V$	—	—	0.93	
		$V_{DD}=5.0V$	—	—	1.46	
		$V_{DD}=5.5V$	—	—	1.66	
$V_{IH}$	Standard IO High level input voltage	$V_{DD}=2.5V$	1.67	—	—	V
		$V_{DD}=3.3V$	2.01	—	—	
		$V_{DD}=5.0V$	2.91	—	—	
		$V_{DD}=5.5V$	3.13	—	—	
	High Voltage tolerant IO High level input voltage	$V_{DD}=2.5V$	1.42	—	—	V
		$V_{DD}=3.3V$	1.70	—	—	
		$V_{DD}=5.0V$	2.38	—	—	
		$V_{DD}=5.5V$	2.54	—	—	
$V_{OL}$	Low level output voltage	$V_{DD}=2.5V, I_{IO}=8mA$	—	—	0.29	V
		$V_{DD}=3.3V, I_{IO}=8mA$	—	—	0.22	
		$V_{DD}=5.0V, I_{IO}=8mA$	—	—	0.17	
		$V_{DD}=5.5V, I_{IO}=8mA$	—	—	0.16	
		$V_{DD}=2.5V, I_{IO}=20mA$	—	—	1.10	
		$V_{DD}=3.3V, I_{IO}=20mA$	—	—	0.59	
		$V_{DD}=5.0V, I_{IO}=20mA$	—	—	0.42	
		$V_{DD}=5.5V, I_{IO}=20mA$	—	—	0.40	
$V_{OH}$	High level output voltage	$V_{DD}=2.5V, I_{IO}=8mA$	2.24	—	—	V
		$V_{DD}=3.3V, I_{IO}=8mA$	3.12	—	—	
		$V_{DD}=5.0V, I_{IO}=8mA$	4.87	—	—	
		$V_{DD}=5.5V, I_{IO}=8mA$	5.37	—	—	
		$V_{DD}=2.5V, I_{IO}=20mA$	1.68	—	—	
		$V_{DD}=3.3V, I_{IO}=20mA$	2.80	—	—	
		$V_{DD}=5.0V, I_{IO}=20mA$	4.64	—	—	
		$V_{DD}=5.5V, I_{IO}=20mA$	5.17	—	—	
$R_{PU}$	Internal pull-up resistor	$V_{IN}=V_{SS}$	30	40	50	$k\Omega$
$R_{PD}$	Internal pull-down resistor	$V_{IN}=V_{DD}$	30	40	50	$k\Omega$

## 4.12. ADC characteristics

**Table 4-17. ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDA</sub>	Operating voltage	—	3.0	5.0	5.5	V
V <sub>IN</sub>	ADC input voltage range	—	0	—	V <sub>DDA</sub>	V
f <sub>ADC</sub>	ADC clock	—	0.1	—	28	MHz
f <sub>s</sub>	Sampling rate	12-bit	0.007	—	2	MSPS
		10-bit	0.008	—	2.3	
		8-bit	0.01	—	2.8	
		6-bit	0.013	—	3.5	
V <sub>IN</sub>	Analog input voltage	16 external; 3 internal	0	—	V <sub>DDA</sub>	V
V <sub>REF+</sub>	Positive Reference Voltage	—	—	V <sub>DDA</sub>	—	V
V <sub>REF-</sub>	Negative Reference Voltage	—	—	0	—	V
R <sub>A</sub> IN	External input impedance	See <b>Equation 1</b>	—	—	38	kΩ
R <sub>ADC</sub>	Input sampling switch resistance	—	—	—	0.5	kΩ
C <sub>ADC</sub>	Input sampling capacitance	No pin/pad capacitance included	—	5.2	—	pF
t <sub>CAL</sub>	Calibration time	f <sub>ADC</sub> =28MHz	—	3	—	μs
t <sub>s</sub>	Sampling time	f <sub>ADC</sub> =28MHz	0.053	—	9.554	μs
t <sub>CONV</sub>	Total conversion time (including sampling time)	12-bit	—	14	—	1/f <sub>ADC</sub>
		10-bit	—	12	—	
		8-bit	—	10	—	
		6-bit	—	8	—	
t <sub>su</sub>	Startup time	—	—	—	1	μs

$$\text{Equation 1: } R_{A\text{IN}} \max \text{ formula } R_{A\text{IN}} < \frac{T_s}{f_{ADC} * C_{ADC} * \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

**Table 4-18. ADC R<sub>A</sub>IN max for f<sub>ADC</sub>=28MHz**

T <sub>s</sub> (cycles)	t <sub>s</sub> (μs)	R <sub>A</sub> IN max (kΩ)
1.5	0.0536	0.5
7.5	0.2679	4.8
13.5	0.4821	9
28.5	1.018	19
41.5	1.482	28
55.5	1.982	38
71.5	2.554	N/A
239.5	8.554	N/A

**Note:** Guaranteed by design, not tested in production.

## 4.13. SPI characteristics

**Table 4-19. Standard SPI characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{SCK}$	SCK clock frequency	—	—	—	30	MHz
$T_{SI_{K(H)}}$	SCK clock high time	—	19	—	—	ns
$T_{SI_{K(L)}}$	SCK clock low time	—	19	—	—	ns
<b>SPI master mode</b>						
$t_{V(MO)}$	Data output valid time	—	—	—	25	ns
$t_{H(MO)}$	Data output hold time	—	2	—	—	ns
$t_{SU(MI)}$	Data input setup time	—	5	—	—	ns
$t_{H(MI)}$	Data input hold time	—	5	—	—	ns
<b>SPI slave mode</b>						
$t_{SU(NSS)}$	NSS enable setup time	$f_{PCLK}=54MHz$	74	—	—	ns
$t_{H(NSS)}$	NSS enable hold time	$f_{PCLK}=54MHz$	37	—	—	ns
$t_{A(SO)}$	Data output access time	$f_{PCLK}=54MHz$	0	—	55	ns
$t_{DIS(SO)}$	Data output disable time	—	3	—	10	ns
$t_{V(SO)}$	Data output valid time	—	—	—	25	ns
$t_{H(SO)}$	Data output hold time	—	15	—	—	ns
$t_{SU(SI)}$	Data input setup time	—	5	—	—	ns
$t_{H(SI)}$	Data input hold time	—	4	—	—	ns

## 4.14. I2C characteristics

**Table 4-20. I2C characteristics**

Symbol	Parameter	Conditions	Standard mode		Fast mode		Unit
			Min	Max	Min	Max	
$f_{SCL}$	SCL clock frequency	—	0	100	0	400	KHz
$T_{SI_{L(H)}}$	SCL clock high time	—	4.0	—	0.6	—	ns
$T_{SI_{L(L)}}$	SCL clock low time	—	4.7	—	1.3	—	ns

## 4.15. USART characteristics

**Table 4-21. USART characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{SCK}$	SCK clock frequency	—	—	—	36	MHz
$T_{SI_{K(H)}}$	SCK clock high time	—	13	—	—	ns
$T_{SI_{K(L)}}$	SCK clock low time	—	13	—	—	ns

## 5. Package information

### 5.1. QFN package outline dimensions

Figure 5-1. QFN package outline




Table 5-1. QFN package dimensions

Symbol	QFN36		Symbol	QFN36	
	min	max		min	max
A	$6.0 \pm 0.1$		D1	3.90 Typ	
B	$6.0 \pm 0.1$		D2	3.90 Typ	
C	0.85	0.95	E	$0.210 \pm 0.025$	
C1	0~0.050		E1	0.500 Typ	
C2	0.203 Typ		F	0.550 Typ	

(Original dimensions are in millimeters)

**Notes:**

1. Formed lead shall be planar with respect to one another within 0.004 inches.
2. Both package length and width do not include mold flash and metal burr.

## 5.2. LQFP package outline dimensions

**Figure 5-2. LQFP package outline**




Table 5-2. LQFP package dimensions

Symbol	LQFP48			LQFP64		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.20	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15
A2	0.95	1.00	1.05	1.35	1.40	1.45
D	-	9.00	-	-	12.00	-
D1	-	7.00	-	-	10.00	-
E	-	9.00	-	-	12.00	-
E1	-	7.00	-	-	10.00	-
R1	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20
$\theta$	$0^\circ$	$3.5^\circ$	$7^\circ$	$0^\circ$	$3.5^\circ$	$7^\circ$
$\theta_1$	$0^\circ$	-	-	$0^\circ$	-	-
$\theta_2$	$11^\circ$	$12^\circ$	$13^\circ$	$11^\circ$	$12^\circ$	$13^\circ$
$\theta_3$	$11^\circ$	$12^\circ$	$13^\circ$	$11^\circ$	$12^\circ$	$13^\circ$
c	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-
b	0.17	0.22	0.27	0.17	0.20	0.27
e	-	0.50	-	-	0.50	-
D2	-	5.50	-	-	7.50	-
E2	-	5.50	-	-	7.50	-
aaa	0.20			0.20		
bbb	0.20			0.20		
ccc	0.08			0.08		

(Original dimensions are in millimeters)

## 6. Ordering Information

Table 6-1. Part ordering code for GD32F170xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F170T4U6	16	QFN36	Green	Industrial -40°C to +85°C
GD32F170T6U6	32	QFN36	Green	Industrial -40°C to +85°C
GD32F170T8U6	64	QFN36	Green	Industrial -40°C to +85°C
GD32F170C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F170C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F170C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F170R8T6	64	LQFP64	Green	Industrial -40°C to +85°C

## 7. Revision History

**Table 7-1. Revision history**

Revision No.	Description	Date
1.0	Initial Release	Jan.8, 2016
2.0	Adapt To New Name Convention	Jan 24, 2018