

**MP4583** 100V, 3A, 8µA IQ, **SYNC Step-Down DC-DC Converter** 

# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

#### DESCRIPTION

The MP4583 is a 8µA IQ, synchronous stepdown converter with integrated high-side and low-side MOSFETs. It supports up to 3A output current with internal compensation.

High power conversion efficiency over a wide load range is achieved by power save mode(PSM) and low IQ at light load condition to reduce the switching and gate driving losses.

To achieve small output ripple in light load, pulling MODE/SYNC pin high can set forced continuous conduction mode (FCCM). The frequency is always fixed 400KHz with all load condition.

Full protection features, include over-current protection (OCP), short-circuit protection (SCP) with hiccup, input and output over-voltage protection (OVP), and over-temperature protection (OTP).

The MP4583 is available in а **QFN-19** (3mm×5mm) package.

# **FEATURES**

- 4.5V-to-100V Input Voltage Range
- 8µA Quiescent Current
- Fixed 400KHz Switching Frequency
- Selectable PSM/FCCM Mode
- 0.8V to 35V Output Voltage Range
- 170m/80m Internal MOSFETs
- Power Good(PG) Indication
- Additional BIAS Pin for High Efficiency Vcc
- Internal Loop Compensation and Soft-Start
- Available in QFN-19 (3mm×5mm) Package

# **APPLICATIONS**


Power Tool

EFFICIENCY (%)


- Solar Inverter/Optimizer
- Portable Power Station
- Battery Management System(BMS)
- Server Power/Telecom Power Unit

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

# TYPICAL APPLICATION



## Efficiency vs. Load Current $V_{OUT} = 12V$ , L = 22 $\mu$ H, DCR = 85 m $\Omega$ ,





# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating	
MP4583GQVE	QFN-19 (3mmx5mm)	See Below	1	


<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP4583GQVE-Z).

# **TOP MARKING**

MPYW 4583 LLL E

MP: MPS prefix Y: Year code W: Week code 4583: Part number LLL: Lot number E: Wettable flank

# **PACKAGE REFERENCE**





# **PIN FUNCTIONS**

### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

Pin#	Name	Description
1, 9	NC	No Connection Pin. Connect to Ground to improve thermal performance.
2	EN	<b>Power Enable Pin</b> . Pull high to enable MP4583, pull low to disable MP4583. Float internally, must pull high or pull low externally for this pin in application.
3	VIN	<b>Power Supply Input Pin</b> . A decoupling capacitor must be placed close to this pin and PGND to minimize switching spikes.
4, 6, 15	AGND	<b>Signal Ground</b> . Reference ground of the regulated output voltage. Single grounding to PGND (pin7 and pin8).
5	TM	Test Mode Pin. Must float in application.
7, 8	PGND	Power Ground Pin.
10, 11, 19	SW	<b>Switch Node of Converter.</b> Connect to the source of high-side FET and drain of low-side FET.
12	BST	Bootstrap Power Pin. Connect a 0.1µF capacitor between BST and SW.
13	BIAS	<b>External Power Bias Supply Pin.</b> It is suggested to connect BIAS to V <sub>OUT</sub> or other voltage rail if the voltage>4.4V.
14	FB	<b>VOUT Voltage Feedback Pin.</b> Connect a resistor divider from V <sub>OUT</sub> to FB.
16	VCC	Internal 5V LDO output. Supply power to internal control circuit. Decoupling with ≥1uF ceramic capacitor. Must connect one 6.2V Zener diode from VCC pin to GND.
17	PG	<b>Power Good Output Pin</b> . The output of PG is open drain, the PG output is pulled low when the EN UVLO, input UVLO or OTP is triggered.
18	MODE/ SYNC	MODE/SYNC Pin. Pull this pin low to set PSM mode, pull this pin high to set FCCM mode. Apply external clock to MODE/SYNC pin can change the switching frequency.

<b>ABSOLU</b>	JTE	<b>MAXIMUM</b>	RATINGS (1)
---------------	-----	----------------	-------------

VIN, EN	0.3V to +105V
SW0	.3V to VIN+0.3V
SW (<10ns)	4V to VIN+4V
BIAS	0.3V to 14V
BST to SW	0.3V to 6.5V
All Other Pins	0.3V to +6.5V
Continuous Power Dissipation (	$T_A = +25^{\circ}C)^{(2)}$
	3.9W <sup>(4)</sup>
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C

#### ESD Ratings

Human body model (HBM)	±1000V
Charged device model (CDM)	±1000V

# Recommended Operating Conditions (3)

Supply voltage (V <sub>IN</sub> )	4.5V to 100V
Output voltage (V <sub>OUT</sub> )	0.8V to 35V
Operating junction temp (T <sub>J</sub> )	40°C to +125°C

Thermal Resistance	$oldsymbol{ heta}$ JA	<b>Ө</b> JС	
EV4583-QVE-00A (4)	32	. 8	°C/W
QFN-19 (3mmx5mm) (5).	48	38	°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_{\rm J}$  (MAX), the junction-to-ambient thermal resistance  $\theta_{\rm JA}$ , and the ambient temperature  $T_{\rm A}$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_{\rm D}$  (MAX) =  $(T_{\rm J}$  (MAX)  $T_{\rm A})$  /  $\theta_{\rm JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on EV4583-QVE-00A, a 64mmx64mm, 1OZ, 4-layer PCB.
- 5) The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages, and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 48V,  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply	<del>-</del>				Į.	
VIN Under Voltage Lockout Threshold Rising	VIN <sub>UVLO-R</sub>			4.2		V
VIN Under Voltage Lockout Threshold Hysteresis	VIN <sub>HYS</sub>			350		mV
VCC Under Voltage Lockout Threshold Rising	VCC <sub>UVLO-R</sub>	VCC Rising		3.85		V
VCC Under Voltage Lockout Threshold Hysteresis	VCC <sub>HYS</sub>			350		mV
VCC Regulation Voltage		V <sub>IN</sub> =12V or V <sub>BIAS</sub> =12V, 5mA	4.75	5	5.25	V
voo regulation voltage		V <sub>IN</sub> =4.5V,5mA		4		V
		V <sub>BIAS</sub> =4.5V, 5mA		4.3		V
BIAS Power Supply Threshold		V <sub>BIAS</sub> rising, override V <sub>IN</sub> supply		4.25	4.4	V
		V <sub>BIAS</sub> falling, recover to V <sub>IN</sub> supply		4.05	4.2	V
Supply Current					ı	
Shutdown Current	I <sub>SD</sub>	V <sub>EN</sub> = 0V, Measured on VIN pin		1		μΑ
		V <sub>FB</sub> =0.82V, V <sub>BIAS</sub> =0V, V <sub>BST</sub> =5V no switching, Measured on VIN pin		8		μA
Quiescent Current	lα	V <sub>FB</sub> =0.82V, V <sub>BIAS</sub> =5V, V <sub>BST</sub> =5V no switching, Measured on VIN pin		0.5		μА
		V <sub>FB</sub> =0.82V, V <sub>BIAS</sub> =5V, V <sub>BST</sub> =5V no switching, Measured on BIAS pin		8		μA
Enable Control						
EN Input High Threshold	$V_{\text{EN-ON}}$	V <sub>EN</sub> Rising		1.2		V
EN Hysteresis	V <sub>EN-H</sub>	V <sub>EN</sub> Rising		225		mV
EN Input Current	I <sub>EN</sub>	$V_{EN} = 5V$		0		μA
EN Turn-on Delay		EN on to Switching		400		μs
Switching Frequency			100/	100	100/	
Switching Frequency	Fsw		-10%	400	+10%	kHz
Minimum Off Time <sup>(6)</sup>	t <sub>MIN-OFF</sub>			120		ns
Minimum On Time <sup>(6)</sup>	t <sub>MIN-ON</sub>			40		ns
Reference Voltage	•	4.5V to 100V, T <sub>J</sub> = 25°C	-1%	0.8	+1%	V
FB Reference Voltage	$V_{REF}$	4.5V to 100V, T <sub>J</sub> = - 40°C to 125°C	-1.5%	0.8	+1.5%	V
FB Input Current	<b>I</b> FB	V <sub>FB</sub> =1.05V	-100	-50	-10	nA
Internal Soft-Start Time	tss	10% to 90% of V <sub>REF</sub>		4		ms
FB Under Voltage Threshold	$V_{UVP}$			60%		$V_{REF}$
FB Over Voltage Threshold	V <sub>OVP</sub>			107%		$V_{REF}$
FB Over Voltage Recover Hysteresis				1%		V <sub>REF</sub>



# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 48V,  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Switch						
Low-Side Switch On-Resistance	R <sub>ON-L</sub>			80		mΩ
High-Side Switch On-Resistance	Ron-H			170		mΩ
Current Limit						
High Side Peak Current Limit	I <sub>H-LIMT</sub>			4.5		Α
Low Side Valley Current Limit	I <sub>L-LIMT</sub>		2.6	2.9	3.4	Α
Inductor Current ZCD Threshold	I <sub>ZCD</sub>		0	50	100	mA
Power Good (PG)						
		FB rising, PG falling	104%	107%	110%	$V_{FB}$
Power Good Upper Threshold		FB falling, PG rising	103%	106%	109%	$V_{FB}$
		Hysteresis		1%		$V_{FB}$
		FB falling, PG falling,	90%	93%	96%	$V_{FB}$
Power Good Lower Threshold		FB rising, PG rising	91%	94%	97%	$V_{FB}$
		Hysteresis		1%		$V_{FB}$
Power Good Low to High Delay				380		us
Power Good High to Low Delay				150		us
Power Good Sink Current Capability		Sink 4mA			0.4	\ \
Power Good Leakage Current		V <sub>PG</sub> =5V		1		μA
Thermal Protection <sup>(6)</sup>						•
Thermal Shutdown Rising Threshold	T <sub>SD</sub>			150		°C
Thermal Shutdown Hysteresis	T <sub>SD-HYS</sub>			20		°C

#### Note:


<sup>6)</sup> Guaranteed by engineering sample characterization.





#### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE


# TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 48V,  $V_{OUT}$  = 12V, L = 22 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.












# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 48V,  $V_{OUT}$  = 12V, L = 22 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.






# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

 $V_{IN}$  = 48V,  $V_{OUT}$  = 12V, L = 22 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.





# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



#### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

### **OPERATION**

The MP4583 is a synchronous, step-down, switching regulator with integrated high-side and low-side power MOSFETs. It provides a highly-efficient solution with internal compensation. It features a wide input voltage range, internal soft-start control, and precise current limiting. Its low operational quiescent current makes it suitable for light load high efficiency application. Figure 1 shows the internal block diagram and below sections describe the detail function.

#### **Buck Operation**

MP4583 works with a fixed frequency, valley current control mode to regulate the output voltage. In each cycle, high-side MOSFET turns on first if FB voltage is lower than reference voltage. After high-side MOSFET turns off, Low-side MOSFET turns on to conduct the inductor current until it triggers COMP control signal. By repeating operation in this way, MP4583 regulates the output voltage. When the power MOSFET switches off, it remains off for at least 120ns before the next cycle starts.

If, in one PWM period, the current in the lowside MOSFET does not trigger the EA output value, the low-side MOSFET will remain on until trigger EA output value and then turn on highside MOSFET again.

A dead short occurs between the VIN pin and GND pin if the high-side MOSFET and low-side MOSFET are turned on at the same time. This is called shoot-through. To avoid shoot-through, a dead time is generated internally between the high-side MOSFET and low-side MOSFET on and off periods. The dead time occurs between the high-side MOSFET off time and the low-side MOSFET on time, or vice versa.

## **Heavy-Load Operation**

The MP4583 operates in continuous conduction mode (CCM) when the output current (IOUT) is high and the inductor current is above 0A. In CCM, the HS-FET turns on, then turns off once the on period is complete. Once the HS-FET turns off, the LS-FET turns on to conduct the inductor current. Pulse-width modulation (PWM) mode occurs when  $f_{\text{SW}}$  remains constant while the part is in CCM.

#### **Light-Load Operation**

The MP4583 can work in pulse-skip mode (PSM) under light-load conditions. In PSM, the LS-FET goes into tri-state (Hi-Z) when the inductor current drops close to 0A, and the output capacitors discharge slowly to GND through the FB pin's feedback resistor. If VOUT drops and the internal EA output voltage rises, the MP4583 starts the next switching cycle by on the HS-FET. The MP4583 automatically reduces f<sub>SW</sub> and IQ when the device is not switching. This improves the device's efficiency when IOUT is low. When in PSM under light-load conditions, the HS-FET does not turn on as frequently as it does under heavy-load conditions. The frequency at which the HS-FET turns on is a function of I<sub>OUT</sub>. As  $I_{\text{OUT}}$  increases, the HS-FET turns on more frequently. In turn,  $f_{SW}$  also increases.  $I_{OUT}$ exceeds the upper boundary level when the valley inductor current reaches 0A.

### **VCC Power Supply**

MP4583 control circuit is powered by VCC, which is regulated from both  $V_{IN}$  and BIAS. VCC requires one  $\geqslant$  1uF, 16-V ceramic capacitor and one 6.2V Zener diode connected from VCC to GND for proper operation.

VCC\_UVLO and VIN\_UVLO circuit protect the chip from operating at an insufficient supply voltage. The MP4583 UVLO comparator monitors the voltage of VCC and VIN, MP4583 start work when both VIN and VCC is high enough.

When  $V_{\text{IN}}$  power is supplied and EN is high, MP4583 regulate  $V_{\text{CC}}$  from VIN first. If BIAS is higher than 4.25V (typ) and VIN is above UVLO threshold, MP4583 switches the power source from  $V_{\text{IN}}$  to BIAS, so that MP4583 can get higher efficiency for internal driver loss. If VOUT is higher than 14V, a zener is needed to decrease Vout voltage for BIAS pin power supply, by inserting the zener between Vout and BIAS Pin.



#### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

#### Start Up

When the EN pin is high VCC and VIN exceeds its UVLO, the MP4583 starts up via an internal soft start (SS) signal. Once the MP4583 starts switching, the SS signal ramps up from 0V and is compared to V<sub>REF</sub>. The lower voltage feed the error amplifier (EA) to control V<sub>OUT</sub>. After the SS signal exceeds V<sub>REF</sub>, soft start completes and the internal reference block takes charge of the feedback loop regulation. The MP4583 is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, neither the HS-FET nor LS-FET turns on until VSS exceeds VFB.

#### **Enable (EN) and Programmable UVLO**

EN pin enables and disables the MP4583. When EN pin voltage rise to the EN high threshold, the MP4583 enables all functions and starts switching operation. Switching operation is disabled when EN voltage falls below its lower threshold. EN is compatible with voltages up to 100V.

There is no internal resistor on EN. For automatic start-up, connect EN to V<sub>IN</sub> through a resistor.

#### **MODE/SYNC Control**

Pull MODE/SYNC pin low to set PSM mode, Pull MODE/SYNC pin high to set FCCM mode. PSM and FCCM mode can transition each other online. Connect an external clock to sync internal switching frequency from default frequency to 2.2MHz.(sync SW rising to rising edge of external signal).

### **Switching Current Limit**

MP4583 supports cycle-by-cycle switching current limit. During LS-FET ON state, the inductor current is monitored. When the sensed inductor current is higher than the valley current limit threshold, HS-FET will wait until inductor current falls below valley current limit to turn on again.

MP4583 also support switching peak current limit during HS-FET on-period. When peak current limit is triggered, the HS-FET shutdown immediately, and turn on LS-FET after a deadtime, the HS-FET will turn on again in next switching period.

#### Over Load and Short Circuit Protection

During over load or output short circuit condition, the output voltage drops due to cycle-by-cycle switching current limit. Once VFB drops below the under-voltage (UV) threshold. MP4583 enters hiccup mode to periodically restart the part. During the SS time, hiccup mode is disabled.

During hiccup over-current protection (OCP), the MP4583 turns off the output power stage, and discharges the SS capacitor. Then the IC automatically initiates another soft start. If the over-current (OC) condition remains after the soft start ends, the device repeats this hiccup operation until the OC condition is removed. Once the OC condition has been removed, VOUT returns to the regulation level.




Figure 2: Current Limit Schematic

#### Input Over-Voltage Protection

MP4583 monitors the input voltage all the time, when the input voltage exceed input over voltage threshold, about 103V, due to negative inductor current, the controller will switch from FCCM mode to DCM mode. MP4583 will recover to normal control when Vin drop to a normal voltage, about 100V.

#### **Output Over-Voltage Protection**

MP4583 monitors the output voltage all the time, when the output voltage exceed reference voltage threshold, MP4583 stop high side MOSFET immediately and turn on VOUT discharge function(1kΩ resistor between SW and GND). MP4583 will recover to normal control when VOUT drop to a normal voltage.



#### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

### **BST Power Supply**

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. V<sub>CC</sub> regulates the bootstrap capacitor voltage internally through D1, M1, C3, L1 and C2 (Figure 3). If  $(V_{IN}-V_{SW})$  exceeds 5V, U1 will regulate M1 to maintain a 5V BST voltage across C3.




Figure 3: Internal Bootstrap Charger

#### **Thermal Protection**

MP4583 integrates one temperature monitor circuit. Once junction temperature is higher than MP4583 shuts down. After the temperature drops to lower 130°C, the power supply resumes operation again.

#### **Power Good**

The power good signal indicates whether the output voltage is in the normal range compared internal reference voltage. It's an open drain output.

When the output voltage is higher than 94% and lower than 106% of internal reference voltage and the soft start is finished, the power good signal is pulled high; When the output voltage is lower than 93% or higher than 107% after soft start finished, PG signal will be pull low.

The PG output is pulled low when the EN UVLO, input UVLO or OTP is triggered.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **APPLICATION INFORMATION**

#### **COMPONENT SELECTION**

#### **Setting the Output Voltage**

The external resistor divider is used to set V<sub>OUT</sub>. First, choose a value for the resistor (R1). Too small of a value for R1 can lead to considerable IQ loss, while too large of a value can make FB noise-sensitive. It is recommended to choose an R1 value between  $100k\Omega$  and  $1M\Omega$ . Then, R2 can be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{OUT}}{V_{RFF}}} - 1 \tag{1}$$

Where V<sub>REF</sub> is the reference voltage (typically 0.8V). Figure 4 shows the typical feedback circuit.




Figure 4: Feedback Network

#### Selecting the Inductor

A larger-value inductor provides less ripple current, which results in a lower output voltage ripple. However, a larger-value inductor has a physical footprint, higher resistance, and lower saturation current. The inductance can be calculated with Equation (2):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (2)

Where  $\Delta IL$  is the peak-to-peak inductor ripple current. It is recommend to choose an inductor ripple current range of 30%~60% of the maximum output current. The inductor should not saturate under the maximum peak inductor current. The peak inductor current can be calculated with Equation (3):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (3)

# Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the step-down converter while also maintaining the DC input voltage. For the best results, it is recommended to use ceramic capacitors placed as close to VIN as possible. X5R and X7R capacitors with ceramic dielectrics are recommended for their stability amid temperature fluctuations.

The capacitors must also have a ripple current rating above the maximum input ripple current of the converter. The input ripple current can be estimated with Equation (4):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (4)

The worst-case scenario occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (5):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
 (5)

For simplification, choose an input capacitor with an RMS current rating greater than half the maximum load current.

The input capacitance determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the relevant specifications. The input voltage ripple can be estimated with Equation (6):

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (6)$$

The worst-case scenario occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (7):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$
 (7)

#### Selecting the Output Capacitor

The output capacitor is required to maintain the DC output voltage. It is recommended to use ceramic or POSCAP capacitors.

The output voltage ripple can be estimated with Equation (8):



# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(8)

With ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times C_{\text{OUT}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (9)$$

With POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \qquad (10)$$

Selecting a larger output capacitor provides faster load transient response. However, the maximum output capacitor limit should be also considered when designing for application. If the output capacitor value is too high, the output voltage cannot reach the desired value during the SS time, and the capacitor fails to regulate. The maximum output capacitor value (C<sub>O MAX</sub>) can be estimated with Equation (11):

$$C_{O,MAX} = (I_{IM,AVG} - I_{OUT}) \times t_{SS} / V_{OUT}$$
 (11)

Where I<sub>LIM AVG</sub> is the average start-up current during the soft-start period, and tss is the SS time.

#### **Design Example**

Table 1 shows a design example following the application guidelines for the provided specifications.

**Table 1: Design Example** 


V <sub>IN</sub>	12V to 100V	
<b>V</b> out	12V/3A	
f <sub>SW</sub>	400kHz	

Figure 6 and Figure 7 shows the detailed application schematics. For the typical performance and circuit waveforms, see the Typical Performance Characteristics section. For more device applications, refer to the related evaluation board datasheet.

#### **PCB Layout Guidelines**

Efficient layout is critical for stable operation. For the best results, refer to Figure 5 and follow the guidelines below:

- 1. Place the high-current paths (GND, VIN, and SW) as close to the device as possible using short, direct, and wide traces.
- 2. Place the input capacitor as close to the VIN and GND pins as possible.
- 3. Place the external feedback resistors close to the FB pin.
- 4. Keep the switching node (SW) short, and as far away from the feedback network as possible.
- 5. Connect NC Pin to GND and place intensive vias next to the GND and NC Pin for better thermal performance.



Top Layer ●Bottom Layer ●inner Layer

Figure 5: Recommended PCB Layout

14



# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# TYPICAL APPLICATION CIRCUITS




Figure 6: 5V Output Typical Application Circuit





Figure 7:12V Output Typical Application Circuit




# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE


# **PACKAGE INFORMATION**

# **QFN-19 (3mmx5mm)**




**TOP VIEW** 






SECTION A-A



**SIDE VIEW** 



**RECOMMENDED LAND PATTERN** 


#### NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



# PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

# **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP4583GQVE-Z	QFN-19 (3mmx5mm)	5000	N/A	N/A	13 in.	12 mm	8 mm

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.