



22V, 1.2A Three-Phase BLDC Motor Driver with Three Integrated Half-Bridges

DESCRIPTION

The MP6543C is a three-phase brushless DC (BLDC) motor driver with three integrated halfbridges, consisting of six N-channel power MOSFETs, as well as six pre-drivers, two gate driver power supplies, and three current-sense amplifiers. Each half-bridge includes an enable (EN) input and pulse-width modulation (PWM) input. The MP6543C can achieve up to 1.2A of continuous output current (I_{OUT}) across a 3V to 22V input voltage (V_{IN}) range.

The internal current-sense circuit does not require a low-ohmic shunt resistor. Each halfbridge has an independent ground pin (LSSA, LSSB, and LSSC) that allows current to be measured via an external shunt resistor. This allows the MP6543C to be used for different application requirements.

An internal charge pump generates the gate driver supply voltage for the high-side MOSFETs (HS-FETs). A trickle-charge circuit maintains a sufficient gate driver voltage for 100% duty cycle operation.

Full protection features include configurable over-current protection (OCP), under-voltage lockout protection (UVLO), and thermal shutdown.

The MP6543C is available in a QFN-24 (3mmx4mm) package with an exposed thermal pad.

FEATURES

- 3V to 22V Operating Input Voltage (VIN)
- Three Integrated Half-Bridge Drivers
- 1.2A Continuous Output Current (IOUT)
- 110mΩ R_{DS(ON)} per MOSFET
- Enable (EN) Input and Pulse-Width Modulation (PWM) Input
- 3.3V, 100mA Built-In Low-Dropout (LDO) Regulator
- Internal Charge Pump for 100% Duty Cycle
- Automatic Synchronous Rectification
- Integrated Bidirectional Current-Sense **Amplifiers**
- Configurable Over-Current Protection (OCP)
- Under-Voltage Lockout (UVLO) Protection
- Thermal Shutdown
- Available in a QFN-24 (3mmx4mm) Package


APPLICATIONS

Three-Phase Brushless DC (BLDC) Motor Drivers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package	Top Marking	MSL Rating
MP6543CGL*	QFN-24 (3mmx4mm)	See Below	1

^{*} For Tape & Reel, add suffix -Z (e.g. MP6543CGL-Z).

TOP MARKING

MPYW

<u>6</u>543


CLLL

MP: MPS prefix Y: Year code W: Week code

6543C: First five digits of the part number

LLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Pin#	Name	Description
1	ENB	Phase B enable input.
2	ENC	Phase C enable input.
3	PWMA	Phase A pulse-width modulation (PWM) input.
4	PWMB	Phase B PWM input.
5	PWMC	Phase C PWM input.
6, 13	VIN	Input supply voltage.
7	SA	Phase A output.
8	LSSA	Phase A low-side MOSFET (LS-FET) source connection.
9	SB	Phase B output.
10	LSSB	Phase B LS-FET source connection.
11	SC	Phase C output.
12	LSSC	Phase C LS-FET source connection.
14	VCP	Charge pump output. Connect the VCP and VIN pins using a 1µF, 16V ceramic capacitor
14	VCF	with X7R dielectrics.
15	GND	Ground.
16	VIN_LDO	LDO input.
17	OC_ADJ	Over-current protection (OCP) configurable current limit pin.
18	V3P3	3.3V regulator output and LS-FET gate driver supply voltage. Use a 4.7µF capacitor to
_		bypass the V3P3 pin to GND.
19	nFAULT	Fault indicator. This pin is an open-drain output, and is logic low if a fault occurs.
20	SOC	Phase C current-sense output.
21	SOB	Phase B current-sense output.
22	SOA	Phase A current-sense output.
23	nSLEEP	Sleep mode input. Pull the nSLEEP pin low to enter low-power sleep mode; pull nSLEEP
	HOLLER	high to exit sleep mode. nSLEEP has an internal pull-down resistor.
24	ENA	Phase A enable input.

ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V _{IN} , V _{IN_LDO})	0.3V to +25V
V _{Sx}	$-0.3V$ to $V_{IN} + 0.3V$
V _{CP}	0.3V to V_{IN} + 5V
LSSx to GND	0.3V to +0.3V
All other pins	0.3 to +5V
Continuous power dissipation	$(T_A = 25^{\circ}C)^{(2)}$
QFN-24 (3mmx4mm)	2.6W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

ESD Ratings

Human body model (HE	3M)	±2kV
Charged device model ((CDM)	±2kV

Recommended Operating Conditions (3)

Supply voltage (V _{IN})	3V to 22V
Output current (I _{OUT}) (4)	1.2A
Operating junction temp (T ₁)	-40°C to +125°C

Thermal Resistance (5) **θ**_{JA} **θ**_{JC} QFN-24 (3mmx4mm)......4810....°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Continuous current depends on the PCB layout and ambient temperature.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 18V, T_A = 25°C, LSSA = LSSB = LSSC = GND = 0V, unless otherwise noted.

Input voltage	Parameter Symbol Co		Condition	Min	Тур	Max	Units
Input voltage	Power Supply						
LDO input voltage Vin, LDO Io Io Io Io Io Io Io I		V _{IN}		3		22	V
Output Iour = 0mA to 80mA 3.2 3.32 3.45 V						22	V
SLEEP SLEEP = 0		_	nSLEEP = 1. ENx = 0		2.5	3.2	mA
Input logic low threshold Vin, Low Input logic high threshold Vin, Hight V = 3.3V -20 ±20 µA	Quiescent current		· · · · · · · · · · · · · · · · · · ·				
Input logic high threshold Vin_High V = 3.3V -20	Control Logic	•					
Logic input current Ini High Ini Low V = 3.3V -20	Input logic low threshold	V_{IN_LOW}				0.4	V
In Logic input current In Low V = 0V PA	Input logic high threshold	V _{IN_} HIGH		1.5			V
Start-up delay IboLAY_SU Vin is rising or Vinsurery is rising 1.5 ms	Lania in and an annual	I _{IN_HIGH}	V = 3.3V	-20		+20	μA
Internal pull-down resistance RPD All logic inputs 500 kΩ RD RD RD RD RD RD RD R	Logic input current	I _{IN_LOW}	V = 0V	-20		+20	μA
Rep All logic linpus Sou RΩ	Start-up delay	tdelay_su	V _{IN} is rising or V _{nSLEEP} is rising		1.5		ms
Rosistance Rosion Rosio	Internal pull-down	D	All logic inputs		E00		ŀΩ
Tesistance NFAULT Note	resistance	KPD	All logic inputs		500		K12
PERSISTANCE	nFAULT pull-down	R _{DS(ON)} _			15		0
Doutput IouT = 0mA to 80mA 3.2 3.32 3.45 V	resistance	nFAULT			15		12
Protection Circuits							
Under-voltage lockout	LDO output		Iout = 0mA to 80mA	3.2	3.32	3.45	V
(UVLO) threshold VUVLO VIN rising 2.5 2.7 2.9 V UVLO hysteresis ΔVuVLO 150 mV Over-current protection (OCP) threshold IOCP ROCP = 0 4 5 6.5 A OCP deglitch time tocp 1 μs 1 μs Thermal shutdown (6) TrsD Tyrising 160 °C Thermal shutdown hysteresis (6) ΔTrsD 25 °C Current Sense (CS) TrsD Tyrising 160 °C Current Sense (CS) 1/3600 1/4000 1/4400 A/A CS ratio ILs.FET = 1A 225 250 275 μA Ls.FET = -1A -275 -250 -225 μA Positive-to-negative ratio (positive to negative matching) ILs.FET = ±1A, ±100mA 95% 1 105% Phase-to-phase ratio (phase matching) ILs.FET = ±1A, ±100mA 95% 1 105% CS output voltage swing ILs.FET = ±0.25A 0 3.6 V <td>Protection Circuits</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Protection Circuits						
COVECO Threshold COVECO	Under-voltage lockout	V	V. riging	2.5	2.7	2.0	W
Over-current protection (OCP) threshold IoCP ROCP is floating A 5 6.5 A OCP deglitch time toCP 1 μs Thermal shutdown (6) TrsD TJ rising 160 °C Thermal shutdown hysteresis (6) ΔTrsD 25 °C Current Sense (CS) CS ratio ILS-FET = 1A 225 250 275 μA LS-FET = 1A 225 250 275 μA LS-FET = 100mA 22.5 25 27.5 μA Positive-to-negative ratio (positive to negative matching) ILS-FET = ±1A, ±100mA 95% 1 105% Phase-to-phase ratio (phase matching) ILS-FET = ±1A, ±100mA 95% 1 105% CS output voltage swing ILS-FET = ±0.25A 0 3.6 V Output RDS(ON)_HS IouT = 1A 85 110 125 Output fise time (6) RLOAD = 50Ω 25 ns Output fise time (6) RLOAD = 50Ω 25 ns	(UVLO) threshold	VUVLO	VIN TISITIG	2.5	2.7	2.9	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	UVLO hysteresis	$\Delta V_{\sf UVLO}$			150		mV
COCP threshold thresh		loop		4		6.5	
Thermal shutdown (6) T_{TSD} T_{J} rising 160 °C Thermal shutdown hysteresis (6) ΔT_{TSD} 25 °C Current Sense (CS) CS ratio 1/3600 1/4000 1/4400 A/A A lts-FET = 1A 225 250 275 μA Its-FET = -1A -275 -250 -225 μA Its-FET = 100mA 22.5 25 27.5 μA Positive-to-negative ratio (positive to negative matching) Its-FET = ±1A, ±100mA 95% 1 105% Phase-to-phase ratio (phase matching) Its-FET = ±1A, ±100mA 95% 1 105% CS output voltage swing Its-FET = ±0.25A 0 3.6 V Output HS-FET on resistance RDS(ON)_HS IouT = 1A 90 115 135 mΩ LS-FET on resistance RDS(ON)_LS IouT = 1A 85 110 125 nS Output rise time (6) RLOAD = 50Ω 25 ns Output fall time (6) RLOAD = 50Ω 25 <	(OCP) threshold	IOCP	ROCP is floating	4.8	7	8.8	Α
Thermal shutdown hysteresis (6)		tocp			1		
Nysteresis (6) ATTSD B 25 C Current Sense (CS) CS ratio		T _{TSD}	T _J rising		160		°C
Current Sense (CS) CS ratio ILS-FET = 1A 225 250 275 μA		ATTED			25		°C
		21100			20		
$CS \ \text{output current} \\ \hline \begin{array}{c} \text{Ls-FET} = 1A \\ \text{Ls-FET} = -1A \\ \text{Ls-FET} = -1A \\ \text{Ls-FET} = -1A \\ \text{Ls-FET} = -100\text{mA} \\ \text{Ls-FET} = 100\text{mA} \\ \text{Ls-FET} = 100\text{mA} \\ \text{Ls-FET} = -100\text{mA} \\ \text{Ls-FET}$		Г	T	1/0000	4/4000	4/4400	Δ / Δ
CS output current	CS ratio						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							•
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CS output current						•
Positive-to-negative ratio (positive to negative matching) $I_{LS-FET} = \pm 1A, \pm 100 \text{mA}$ 95%1105%Phase-to-phase ratio (phase matching) $I_{LS-FET} = \pm 1A, \pm 100 \text{mA}$ 95%1105%CS output voltage swing $I_{LS-FET} = \pm 0.25A$ 03.6VOutputHS-FET on resistance $R_{DS(ON)_HS}$ $I_{OUT} = 1A$ 90115135mΩLS-FET on resistance $R_{DS(ON)_LS}$ $I_{OUT} = 1A$ 85110125mΩOutput rise time (6) $R_{LOAD} = 50\Omega$ 25nsOutput fall time (6) $R_{LOAD} = 50\Omega$ 25ns			I _{LS-FET} = 100mA	22.5	25	27.5	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{LS-FET} = -100mA	-27.5	-25	-22.5	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Positive-to-negative ratio						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(positive to negative		$I_{LS-FET} = \pm 1A, \pm 100 \text{mA}$	95%	1	105%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	matching)						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Phase-to-phase ratio			95%	1	105%	
	(phase matching)		ILS-FET = £1A, £100IIIA	95 /6	l I	10376	
HS-FET on resistanceRDS(ON)_HSIOUT = 1A90115135 Ω LS-FET on resistanceRDS(ON)_LSIOUT = 1A85110125Output rise time (6)RLOAD = 50Ω 25nsOutput fall time (6)RLOAD = 50Ω 25ns	CS output voltage swing		$I_{LS-FET} = \pm 0.25A$	0		3.6	V
LS-FET on resistance RDS(ON)_LS I _{OUT} = 1A 85 110 125 Output rise time (6) R _{LOAD} = 50Ω 25 ns Output fall time (6) R _{LOAD} = 50Ω 25 ns	Output						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HS-FET on resistance	HS-FET on resistance RDS(ON)_HS		90	115	135	mΩ
Output rise time $^{(6)}$ $R_{LOAD} = 50\Omega$ 25nsOutput fall time $^{(6)}$ $R_{LOAD} = 50\Omega$ 25ns	LS-FET on resistance	R _{DS(ON)_LS}	I _{OUT} = 1A	85	110	125	11177
Output fall time $^{(6)}$ $R_{LOAD} = 50\Omega$ 25 ns	Output rise time (6)						ns
	Output fall time (6)						
DOGG GITTO TO	Dead time (6)		$R_{LOAD} = 50\Omega$		40		ns



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 18V, T_A = 25°C, LSSA = LSSB = LSSC = GND = 0V, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
PWMx to Sx delay time rising ⁽⁶⁾				70		ns
PWMx to Sx delay time falling ⁽⁶⁾				70		ns
Charge Pump						
Charge pump voltage	V_{CP}			V _{IN} + 3.3		V


Note:


6) Not tested in production.





TYPICAL CHARACTERISTICS


 $V_{IN} = 18V$, unless otherwise noted.














40

TEMPERATURE (°C)

70

100

130

10

-50

-20


© 2021 MPS. All Rights Reserved.



TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 18V, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = V_{IN_LDO} = 18V$, LSSA = LSSB = LSSC = GND, phase B $f_{SW} = 20kHz$, phase C is disabled, phase A LS-FET is turned on, $V_{REF} = 3.3V$, current-sense resistor divider = $5k\Omega$, $T_A = 25^{\circ}C$, resistor + inductor load = $5\Omega + 1mH$, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = V_{IN_LDO} = 18V$, LSSA = LSSB = LSSC = GND, phase B $f_{SW} = 20kHz$, phase C is disabled, phase A LS-FET is turned on, $V_{REF} = 3.3V$, current-sense resistor divider = $5k\Omega$, $T_A = 25$ °C, resistor + inductor load = $5\Omega + 1mH$, unless otherwise noted.






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = V_{IN_LDO} = 18V$, LSSA = LSSB = LSSC = GND, phase B $f_{SW} = 20kHz$, phase C is disabled, phase A LS-FET is turned on, $V_{REF} = 3.3V$, current-sense resistor divider = $5k\Omega$, $T_A = 25^{\circ}C$, resistor + inductor load = $5\Omega + 1mH$, unless otherwise noted.





Duty = 90%





FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP6543C is a three-phase half-bridge driver designed to drive brushless DC (BLDC) motor drivers.

Input Logic

The ENx input pins (ENA, ENB, and ENC) control the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET) driver outputs of each phase. If ENx is low, then the corresponding driver outputs are disabled and the phase's PWMx input is ignored. If ENx is high, the driver outputs are enabled and the PWMx input is recognized (see Table 1).

Table 1: Input Logic Truth Table

ENx (7)	PWMx	Sx					
High	High	V_{IN}					
High	Low	GND					
Low	Х	Hi-Z					

Note:

7) The ENx pins have internal weak pull-down resistors.

Sleep Mode

Pulling the nSLEEP pin low makes the device enter low-power sleep mode. In sleep mode, all internal circuits are disabled and all inputs are ignored. Pull nSLEEP high to force the device to exit sleep mode. While exiting sleep mode, the MP6543C takes about 1ms before responding to the inputs. nSLEEP has a weak pull-down resistor.

Current-Sense Amplifiers

The current flowing through each of the three Sx outputs (SA, SB, and SC) is sensed by an internal current-sensing circuit. The SOx pin (SOA, SOB, and SOC) sources or sinks a current proportional to the phase's current. Note that only the current flowing through the LS-FET is sensed, and that it is sensed in both the forward and reverse directions.

To convert this current into a voltage (e.g. to input to an analog-to-digital converter [ADC]), a termination resistor (RREF) generates the reference voltage (VREF). If no current is flowing, the voltage should equal V_{REF} . If current is flowing, the voltage should be above or below V_{REF} .

The voltage (V_{SOX}) can be calculated with Equation (1):

$$V_{SOx} = V_{REF} + (R_{REF} \times I_{LOAD}) / 4000$$
 (1)

Where I_{LOAD} is the load current.

To terminate the device's outputs while using an ADC with inputs that are ratiometric to its supply voltage, connect two equal-value resistors between the ADC supply and ground. The resulting ADC code should be half-scale at 0A of current. Figure 2 shows a simplified current measurement circuit.




Figure 2: Simplified Measurement Current

Automatic Synchronous Rectification (SR)

The MP6543C employs automatic synchronous rectification (SR) to prevent excess power dissipation in the body diodes while driving a current through an inductive load with all of the MOSFET outputs turned off. In this scenario, a recirculation current must continue to flow through the MOSFET body diodes.

If both the HS-FET and LS-FET are turned off and the Sx voltage (V_{Sx}) is pulled to ground, then the LS-FET turns on until the current flowing through it reaches 0A, or until the HS-FET turns on until the exceeds V_{IN} , then the HS-FET turns on until the current flowing through it reaches 0A, or until the LS-FET turns on.

Fault Indication

The MP6543C has a fault indication pin (nFAULT) that indicates whether a fault has occurred (e.g. an over-current (OC) or over-temperature (OT) event). nFAULT is an open-drain output. If a fault occurs, nFAULT is pulled low. Once the fault condition is removed, nFAULT is pulled high via an external pull-up resistor.



Under-Voltage Lockout (UVLO) Protection

If V_{IN} drops below the UVLO threshold (typically 2.7V), UVLO protection is triggered. The device's circuitry is disabled, and the internal logic is reset. Once V_{IN} exceeds 2.7V, the MP6543C starts up again and resumes normal operation.

Over-Current Protection (OCP)

Over-current protection (OCP) limits the current flowing through each MOSFET. If I_{OUT} exceeds the OCP threshold (I_{OCP}) for longer than the OCP deglitch time (t_{OCP} , typically 1 μ s), then OCP is triggered. All six output MOSFETs enter a high-impedance (Hi-Z) state. The current is recirculated through the body diodes and the outputs are disabled. After about 4ms, the outputs are enabled again.

OC faults (e.g. short to ground, short to supply, and short across the motor) on both HS-FETs and LS-FETs can trigger OCP.

Figure 3 shows a simplified OCP circuit for an output.




Figure 3: Simplified OCP Circuit

Table 2 shows the OCP threshold for OC_ADJ values outside of the specified range.

Table 2: OCP Threshold for Different OC_ADJ
Values

OC_ADJ Resistor Value	Minimum OCP Threshold
0A	4A
Floating	4.8A

Thermal Shutdown

If the die temperature exceeds its safe threshold (160°C), the MP6543C shuts down. Once the die temperature drops below 135°C, the part starts up again and resumes normal operation. There is a hysteresis of 25°C.

3.3V LDO Output

An internal low-dropout (LDO) regulator generates a 3.3V voltage with a 100mA capacity, which is capable of powering a small, low-power microcontroller. The LDO requires a 4.7µF to 10µF bypass capacitor connected between V3P3 and GND.

Charge Pump

A charge pump generates the driver voltage for the HS-FETs. The charge pump requires an external, 10V, 1µF ceramic capacitor connected between the VIN and VCP pins.



APPLICATION INFORMATION

External Component Selection

Bypass the VIN pin to GND using a 100nF ceramic X7R capacitor located as close to the IC as possible. Place an additional $1\mu\text{F}$ to $10\mu\text{F}$ ceramic capacitor nearby the 100nF capacitor. Depending on the supply impedance and distance to other large capacitors, an electrolytic bulk capacitor may also be required to stabilize VIN. The SOA, SOB and SOC pins are current measurement outputs. SOA, SOB and SOC are typically converted to a voltage via a termination resistor (R_{REF}) that creates a reference voltage (V_{REF}). A resistor divider connected between the ADC supply and GND can provide a ratiometric voltage for an AC/DC converter.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For the best results, refer to Figure 4 and follow the guidelines below:

- Place supply bypass capacitors as close as possible to the IC (ideally, place them adjacent to the IC pins on the same PCB layer). Each VIN pin needs to have a bypass capacitor.
- Supply bypass capacitors can also be placed on the opposite side of the PCB directly under the IC, using vias to make connections.
- 3. Place as much copper as possible on the power pads.
- The thermal pad should be soldered directly to copper on the PCB. Thermal vias are often used to transfer heat to other layers of the PCB.




Figure 4: Recommended PCB Layout

© 2021 MPS. All Rights Reserved.



TYPICAL APPLICATION CIRCUIT






Figure 5: Typical Application Circuit



PACKAGE INFORMATION

QFN-24 (3mmx4mm)






TOP VIEW



BOTTOM VIEW

SIDE VIEW




NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITIES SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package	Quantity/	Quantity	Quantity/	Reel	Carrier	Carrier
	Description	Reel	/Tube	Tray	Diameter	Tape Width	Tape Pitch
MP6543CGL-Z	QFN-24 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	08/18/2021	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.