

MPQ18851

Isolated Dual-Input Control Independent Dual-Channel Gate Driver AEC-Q100 Qualified

PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

DESCRIPTION

The MPQ18851 is an isolated dual-channel gate driver solution with up to 4A source and 8A sink peak current capacity. The gate driver is designed to drive power switching devices with short propagation delay and pulse-width distortion. By utilizing **MPS** proprietary capacitive-based isolation technology, driver can provide up to 5kV_{RMS} withstand voltage (per UL 1577) with SOIC wide-body package and greater than 150kV/µs commonmode transient immunity (CMTI) rating between the input side and output driver. With the advanced features, the drivers operate high efficiency, high power density, and robustness a wide variety of automotive power applications.

The MPQ18851 integrates fully independent dual gate drivers in one package. Each output can be grounded to the separated grounds or connected to a positive or negative voltage reference. The secondary topology can be configured as a half-bridge high-side/low-side driver or dual drivers controlled respectively by two independent input signals.

A wide primary-side VDDI supply range makes the driver suitable to be interfaced with 3.3V or 5V digital controllers. And the secondary-side driver accepts up to 30V supply. All the supply voltage pins are with various under voltage lock-out (UVLO) level protection.

The MPQ18851 is available in narrow-/widebody SOIC-16, wide-body SOIC16-14 and LGA-13 5mmx5mm packages.

FEATURES

- **Dual-Input Independent Dual-Channel Driver**
- Up to 5kV_{RMS} Input to Output Reinforced Isolation (Wide-body SOIC)
- 1850V_{DC} Functional Isolation between Two Secondary-Side Drivers (SOIC16-14 WB)
- 1500V_{DC} Functional Isolation between Two Secondary-Side Drivers (SOIC-16 NB/WB)
- 700V_{DC} Functional Isolation between Two Secondary-Side Drivers (LGA-13 5mmx5mm)
- Common-Mode Transient **Immunity** (CMTI) >150kV/µs
- 2.8V to 5.5V Input VDDI Range to Interface with TTL and CMOS Compatible Inputs
- Up to 30V Output Drive Supply with Several **UVLO Options**
- 4A Source, 8A Sink Peak Current Output
- 50ns Typical Propagation Delay with Tiny ±5ns Distribution from Part to Part
- Operating Junction Temperature Range -40°C to +150°C
- AEC-Q100 Grade 1 Qualified
- UL 1577 Certified
 - SOIC NB: 3kV_{RMS} Isolation for 60s
 - SOIC WB: 5kV_{RMS} Isolation for 60s
 - LGA: 2.5kV_{RMS} Isolation for 60s
- DIN EN IEC 60747-17 (VDE 0884-17): 2021-10 Certified (pending)
- CQC Certification per GB4943.1-2011 (pending)

APPLICATIONS

- **EV/HEV Motor Drive Inverters**
- **On-Board Chargers**
- Half/Full-Bridge Converters
- Isolated DC/DC Converters
- Offline Isolated AC/DC Converters
- DC/AC Inverters

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE


SELECTION GUIDE

Part Number	Peak Sink Current (A)	Output UVLO (V)	On/Off Logic	Input Logic	Configura -tion	Overlap Protection	Programm -able Dead-Time	Package Type
MPQ18851-6B	6	5						
MPQ18851-8B	8	5						
MPQ18851-6C	6	8						
MPQ18851-8C	8	0						SOIC-16 NB
MPQ18851-6D	6	10	EN	INIA/INID	Dual Drivers			SOIC-16 WB SOIC16-14 WB LGA-13
MPQ18851-8D	8	10	EIN	INA/INB				
MPQ18851-6E	6	12						(5mmx5mm)
MPQ18851-8E	8	12						
MPQ18851-6F	6	15						İ
MPQ18851-8F	8	15						
MPQ18851-A6B	6	5						
MPQ18851-A8B	8	5						
MPQ18851-A6C	6	8						
MPQ18851-A8C	8	0						SOIC-16 NB
MPQ18851-A6D	6	10	DIC	INIA /INID	Decal Daireana			SOIC-16 WB SOIC16-14
MPQ18851-A8D	8	10	DIS	INA/INB	Dual Drivers			WB LGA-13
MPQ18851-A6E	6	12						(5mmx5mm)
MPQ18851-A8E	8	12						
MPQ18851-A6F	6	15						
MPQ18851-A8F	8	15						



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

TYPICAL APPLICATION





PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ORDERING INFORMATION

Part Number*/***	Package	Top Marking	MSL Rating**
MPQ18851-6BGSE-AEC1		See Below	
MPQ18851-8BGSE-AEC1		See Below	
MPQ18851-6CGSE-AEC1		See Below	
MPQ18851-8CGSE-AEC1		See Below	
MPQ18851-6DGSE-AEC1	SOIC-16 NB	See Below	2
MPQ18851-8DGSE-AEC1	30IC-16 NB	See Below	2
MPQ18851-6EGSE-AEC1		See Below	
MPQ18851-8EGSE-AEC1		See Below	
MPQ18851-6FGSE-AEC1		See Below	
MPQ18851-8FGSE-AEC1		See Below	
MPQ18851-6BGY-AEC1		See Below	
MPQ18851-8BGY-AEC1		See Below	
MPQ18851-6CGY-AEC1		See Below	
MPQ18851-8CGY-AEC1		See Below	
MPQ18851-6DGY-AEC1	SOIC-16 WB	See Below	3
MPQ18851-8DGY-AEC1	301C-10 WB	See Below	J
MPQ18851-6EGY-AEC1		See Below	
MPQ18851-8EGY-AEC1		See Below	
MPQ18851-6FGY-AEC1		See Below	
MPQ18851-8FGY-AEC1		See Below	
MPQ18851-6BGYE-AEC1		See Below	
MPQ18851-8BGYE-AEC1		See Below	
MPQ18851-6CGYE-AEC1		See Below	
MPQ18851-8CGYE-AEC1		See Below	
MPQ18851-6DGYE-AEC1	SOIC16-14 WB	See Below	3
MPQ18851-8DGYE-AEC1	301C10-14 WB	See Below	J
MPQ18851-6EGYE-AEC1		See Below	
MPQ18851-8EGYE-AEC1		See Below	
MPQ18851-6FGYE-AEC1		See Below	
MPQ18851-8FGYE-AEC1		See Below	
MPQ18851-6BGLU-AEC1		See Below	
MPQ18851-8BGLU-AEC1		See Below	
MPQ18851-6CGLU-AEC1		See Below	
MPQ18851-8CGLU-AEC1		See Below	
MPQ18851-6DGLU-AEC1	LGA-13	See Below	3
MPQ18851-8DGLU-AEC1	(5mmx5mm)	See Below	
MPQ18851-6EGLU-AEC1		See Below	
MPQ18851-8EGLU-AEC1		See Below	
MPQ18851-6FGLU-AEC1		See Below	
MPQ18851-8FGLU-AEC1		See Below	



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ORDERING INFORMATION (continued)

Part Number*/***	Package	Top Marking	MSL Rating**
MPQ18851-A6BGSE-AEC1		See Below	
MPQ18851-A8BGSE-AEC1		See Below	
MPQ18851-A6CGSE-AEC1		See Below	
MPQ18851-A8CGSE-AEC1		See Below	
MPQ18851-A6DGSE-AEC1	SOIC-16 NB	See Below	2
MPQ18851-A8DGSE-AEC1	301C-10 NB	See Below	2
MPQ18851-A6EGSE-AEC1		See Below	
MPQ18851-A8EGSE-AEC1		See Below	
MPQ18851-A6FGSE-AEC1		See Below	
MPQ18851-A8FGSE-AEC1		See Below	
MPQ18851-A6BGY-AEC1		See Below	
MPQ18851-A8BGY-AEC1		See Below	
MPQ18851-A6CGY-AEC1		See Below	
MPQ18851-A8CGY-AEC1		See Below	
MPQ18851-A6DGY-AEC1	SOIC-16 WB	See Below	3
MPQ18851-A8DGY-AEC1	30IC-10 WB	See Below] 3
MPQ18851-A6EGY-AEC1		See Below	
MPQ18851-A8EGY-AEC1		See Below	
MPQ18851-A6FGY-AEC1		See Below	
MPQ18851-A8FGY-AEC1		See Below	
MPQ18851-A6BGYE-AEC1		See Below	
MPQ18851-A8BGYE-AEC1		See Below	
MPQ18851-A6CGYE-AEC1		See Below	
MPQ18851-A8CGYE-AEC1		See Below	
MPQ18851-A6DGYE-AEC1	SOIC16-14 WB	See Below	3
MPQ18851-A8DGYE-AEC1	301010-14 WB	See Below	
MPQ18851-A6EGYE-AEC1		See Below	
MPQ18851-A8EGYE-AEC1		See Below	
MPQ18851-A6FGYE-AEC1		See Below	
MPQ18851-A8FGYE-AEC1		See Below	
MPQ18851-A6BGLU-AEC1		See Below	
MPQ18851-A8BGLU-AEC1		See Below	
MPQ18851-A6CGLU-AEC1		See Below	
MPQ18851-A8CGLU-AEC1		See Below	
MPQ18851-A6DGLU-AEC1	LGA-13	See Below	3
MPQ18851-A8DGLU-AEC1	(5mmx5mm)	See Below	
MPQ18851-A6EGLU-AEC1		See Below	
MPQ18851-A8EGLU-AEC1		See Below	
MPQ18851-A6FGLU-AEC1		See Below	
MPQ18851-A8FGLU-AEC1		See Below	

^{*} For Tape & Reel, add suffix -Z (e.g. MPQ18851-6BGSE-AEC1-Z)

Please contact local sales or our distributors to check the latest availability status for the ordering part numbers.

^{**} Moisture Sensitivity Level Rating

^{***} Under qualification



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

TOP MARKING

MPQ18851-nX (SOIC-16 NB, SOIC-16 WB & SOIC16-14 WB)

MPS YYWW M18851-nX LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code

M18851-nX: Part number

n: Output peak sink current rating, where n=6 or 8 X: UVLO level code, where X= B, C, D, E or F

LLLLLLL: Lot number

TOP MARKING

MPQ18851-AnX (SOIC-16 NB, SOIC-16 WB & SOIC16-14 WB)

MPS YYWW 18851-AnX LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code M18851-AnX: Part number

n: Output peak sink current rating, where n=6 or 8

X: UVLO level code, where X= B, C, D, E or F

LLLLLLLL: Lot number



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

TOP MARKING

MPQ18851-nX (LGA-13 5mmx5mm)

MPSYYWW MP18851 LLLLLLL

nX

MPS: MPS prefix YY: Year code WW: Week code MP18851: Part number LLLLLL: Lot number

nX: The rest alphanumeric characters of part number n: Output peak sink current rating, where n=6 or 8 X: UVLO level code, where X= B, C, D, E or F

TOP MARKING

MPQ18851-AnX (LGA-13 5mmx5mm)

MPSYYWW
MP18851
LLLLLL
AnX


MPS: MPS prefix YY: Year code WW: Week code MP18851: Part number LLLLLLL: Lot number


AnX: The rest alphanumeric characters of part number n: Output peak sink current rating, where n=6 or 8 X: UVLO level code, where X= B, C, D, E or F



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PACKAGE REFERENCE







PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PIN FUNCTIONS

Pin#		Na	Description					
SOIC	LGA	Name	Description					
1	2	INA	Non-Inverting Logic Control Signal Input for Driver A. INA pin can accept a TTL/CMOS level compatible input logic. This pin is internally pulled down to GNDI. It is recommended to tie this pin to GNDI if not used.					
2	3	INB	Non-Inverting Logic Control Signal Input for Driver B. INB pin can accept a TTL/CMOS level compatible input logic. This pin is internally pulled down to GNDI. It is recommended to tie this pin to GNDI if not used.					
3,8	4,7	VDDI	Input-Side Power Supply Input. These two pins are internally shorted. VDDI supplies power to the primary side control circuitry. Locally decoupled to GNDI using a low ESR/ESL bypass capacitor. The capacitor should be placed as close to the chip as possible.					
4	1	GNDI	Input-Side Ground. Ground reference for all input-side signal and internal control blocks.					
5	5	EN	On/Off Control Input. EN pin can be driven by an external TTL/CMOS level compatible input logic signal to enable/disable the chip. This pin is internally pulled high. Turn on the chip if set high or left open, shutdown the driver output if pulled low.					
5	5	DIS	On/Off Control Input. DIS pin can be driven by an external TTL/CMOS level compatible input logic signal to enable/disable the chip. This pin is internally pulled low. Turn on the chip if set low or left open, shutdown the driver output if pulled high.					
6,7,12,13	6	NC	No Connection.					
9	8	VSSB	Output-Side Ground for Driver B. Ground reference for output driver B.					
10	9	OUTB	Gate Drive Output of Driver B. Connect to the gate of power device in channel B.					
11	10	VDDB	Output-Side Driver Power Supply Input for Driver B. This pin supplies power to the secondary side driver B circuitry. Locally decoupled to VSSB using a low ESR/ESL bypass capacitor. The capacitor should be placed as close to the chip as possible.					
14	11	VSSA	Output-Side Ground for Driver A. Ground reference for output driver A.					
15	12	OUTA	Gate Drive Output of Driver A. Connect to the gate of power device in channel A.					
16	13	VDDA	Output-Side Driver Power Supply Input for Driver A. This pin supplies power to the secondary side driver A circuitry. Locally decoupled to VSSA using a low ESR/ESL bypass capacitor. The capacitor should be placed as close to the chip as possible.					



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ABSOLUTE MAXIMUM RATINGS (1)
VDDI-GNDI0.3V to 6.5V
V_{INA} , V_{INB} , $V_{EN/DIS}$,
(GNDI-0.3V) to (VDDI+0.3V)
V_{INA} , V_{INB} , $V_{\text{EN/DIS}}$ Transient for 50ns
(GNDI-5.0V) to (VDDI+0.3V)
VDDA-VSSA, VDDB-VSSB0.3V to 35V
V _{OUTA} (VSSA-0.3V) to (VDDA+0.3V)
V _{OUTA} Transient for 200ns
(VSSA-2.0V) to (VDDA+0.3V)
V _{OUTB} (VSSB-0.3V) to (VDDB+0.3V)
V _{OUTB} Transient for 200ns
(VSSB-2.0V) to (VDDB+0.3V) VSSA-VSSB
SOIC NB/WB1500V to +1500V
LGA-13 (5mmx5mm)700V to +700V
Continuous Power Dissipation ($T_A = +25^{\circ}C$) (2)
SOIC-16 NB2115mW
SOIC-16 WB
SOIC16-14 WB
LGA-13 (5mmx5mm)1175mW
Junction Temperature
Lead Temperature260°C
Storage Temperature65°C to +150°C
ESD Ratings
ESD Capability Human Body Mode (3) 4kV
CDM ESD Capability (4)2kV

Recommended Operating Conditions (5)										
VDDI-GNDI	VDDI-GNDI 2.8V to 5.5V									
$V_{INA},V_{INB},V_{EN/DIS}$ GNDI to VDD										
VDDA-VSSA, VDDB-VSSB										
6.5V to										
9.2V to										
12V to 3										
14.5V to 3										
17.5V to 3	•	,								
Operating Junction Temp. (T _J)40°	C to +150°C								
Thermal Resistance (6)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$								
SOIC-16 NB	59	35 °C/W								
SOIC-16 WB	56	30 °C/W								
SOIC16-14 WB	56	30°C/W								
LGA-13 (5mmx5mm)	106	45 °C/W								

NOTES:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
 - Per AECQ100-002.
- Per AECQ100-011.
- The device is not guaranteed to function outside of its operating conditions.

10

Measured on MP(Q)18851 evaluation board, 2-layer PCB.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ELECTRICAL CHARACTERISTICS

 $2.8V \le VDDI\text{-GNDI} \le 5.5V$, VDDA-VSSA = VDDB-VSSB = $12V/15V/20V^{(7)}$, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = +25^{\circ}C$, all voltages with respect to the corresponding grounds, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Input Side Supply Voltage						
VDDI Under-Voltage Lockout Threshold	VDDI _{UVLO}	(VDDI-GNDI) falling	2.42	2.6	2.78	٧
VDDI Under-Voltage Lockout Hysteresis	VDDI _{UVLO_HYS}		100	120	140	mV
Input Side Supply Current						
VDDI Shutdown Current	I _{VDDI_SD}	V _{EN} =GNDI or V _{DIS} =VDDI		1.0	1.5	mA
VDDI Quiescent Current	Ivddi_q	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =GNDI		1.0	1.5	mA
VDDI Operation Current	I _{VDDI}	f=500kHz, 50% duty, C _{LOAD} =100pF		2.0	2.5	mA
Logic Input (INA, INB, EN/DIS)						
Logic Input High Threshold	V _{LI_H}	(V _{LI} -GNDI) rising		1.8	2.0	V
Logic Input Low Threshold	V_{LI_L}	(V _{LI} -GNDI) falling	8.0	1.2		V
Logic Input Hysteresis Voltage	V _{LI_HYS}		560	600	640	mV
Internal Pull-Up Resistance	R _{LI_PU}	EN to VDDI		200		kΩ
Internal Pull-Down Resistance	R_{LI_PD}	INA/INB/DIS to GNDI		200		kΩ
Output Side Supply Voltage						
		-B, 5V threshold	5	5.5	6	V
VDDA/VDDB Under-Voltage Lockout	VDDA	-C, 8V threshold	7.5	8	8.5	V
Threshold	VDDA _{UVLO} VDDB _{UVLO}	-D, 10V threshold	9.3	10	10.7	V
(VDDA-VSSA)/(VDDB-VSSB) falling	VBBBOVEO	-E, 12V threshold	11	12	13	V
		-F, 15V threshold	13.8	15	16.2	V
		-B, 5V threshold	200	300	400	mV
VDDA/VDDB Under-Voltage Lockout			400	500	600	mV
Hysteresis	VDDB _{UVLO_HYS}	-D/-E/-F, 10V/12V/15V threshold	8.0	1	1.2	V
Output Side Supply Current						
VDDA/VDDB Shutdown Current	IVDDA_SD IVDDB_SD	V _{EN} =GNDI or V _{DIS} =VDDI		1.0	1.5	mA
VDDA/VDDB Quiescent Current (current per channel)	Ivdda_q Ivddb_q	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =GNDI		1.0	1.5	mA



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ELECTRICAL CHARACTERISTICS (continued)

 $2.8V \le VDDI\text{-GNDI} \le 5.5V$, VDDA-VSSA = VDDB-VSSB = $12V/15V/20V^{(7)}$, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = +25^{\circ}C$, all voltages with respect to the corresponding grounds, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Output Side Supply Current (cont	inued)					
		f=500kHz,C _{LOAD} =100pF, VDDA-VSSA= VDDB-VSSB=12V		3.0	3.5	mA
VDDA/VDDB Operation Current (current per channel)	Ivdda Ivddb	f=500kHz,C _{LOAD} =100pF, VDDA-VSSA= VDDB-VSSB=15V		3.5	4.0	mA
		f=500kHz,C _{LOAD} =100pF, VDDA-VSSA= VDDB-VSSB=20V		3.9	4.3	mA
Gate Driver						
Logic High Output Voltage	Vouta_h Voutb_h	Іоита/оитв=-200mA	VDDA/ VDDB -0.5	VDDA/ VDDB -0.24		V
		6A rev., Iouta/outb=200mA		VSSA/ VSSB +86	VSSA/ VSSB +180	mV
Logic Low Output Voltage	Vouta_l Voutb_l	8A rev., Iouta/outb=200mA		VSSA/ VSSB +70	VSSA/ VSSB +146	mV
		VDDA/VDDB open/unpowered, I _{OUTA/OUTB} =1A		VSSA/ VSSB +1.5	VSSA/ VSSB +2.0	V
Output Peak Source Current	louta_src loutb_src	VDDA-VSSA= VDDB-VSSB=15V, Vouta/outb-VSSA/VSSB =5V (5V miller plateau) f=1kHz		-4		А
Output Peak Sink Current	Iouta snk	6A rev., VDDA-VSSA= VDDB-VSSB=15V, VOUTA/OUTB-VSSA/VSSB =5V (5V miller plateau) f=1kHz		6		А
	loutb_snk	8A rev., VDDA-VSSA= VDDB-VSSB=15V, V _{OUTA/OUTB} -VSSA/VSSB =5V (5V miller plateau) f=1kHz		8		Α
Output Source Resistance	Rоита_н Rоитв_н	I _{OUTA/OUTB} =-200mA		1.2	2.4	Ω
Output Sink Resistance	R _{OUTA_L}	6A rev., IOUTA/OUTB=200mA		0.43	0.8	Ω
0.1	Rоитв_L	8A rev., Iouta/outb=200mA		0.35	0.7	Ω



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ELECTRICAL CHARACTERISTICS (continued)

 $2.8V \le VDDI\text{-GNDI} \le 5.5V$, VDDA-VSSA = VDDB-VSSB = $12V/15V/20V^{(7)}$, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = +25^{\circ}C$, all voltages with respect to the corresponding grounds, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Thermal Shutdown						
Primary Thermal Shutdown Threshold	T _{SD_PRI}	Junction temperature rising		170		°C
Primary Thermal Shutdown Hysteresis	T _{HYS_PRI}			20		°C
Secondary Thermal Shutdown Threshold	T _{SD_SEC}	Junction temperature rising		170		°C
Secondary Thermal Shutdown Hysteresis	T _{HYS_SEC}			20		°C
Switching (Refer to the time sequer	nce diagram	for details)				
Output Rise Time (Vouta/Outb-VSSA/VSSB) rising	t _R	C _{LOAD} =1.8nF		10	20	ns
Output Fall Time	4_	6A rev., C _{LOAD} =1.8nF		10	20	ns
(V _{OUTA/OUTB} -VSSA/VSSB) falling	t _F	8A rev., C _{LOAD} =1.8nF		8	18	ns
Minimum Pulse Width	t _{PW_MIN}	Output pulse off if shorter than tpw_min, CLOAD=0pF		15	20	ns
Propagation Delay from INA/INB High to OUTA/OUTB Rising Edge	tpDLH	V _{EN} =VDDI or V _{DIS} =GNDI, C _{LOAD} =0pF		50	65	ns
Propagation Delay from INA/INB Low to OUTA/OUTB Falling Edge	t _{PDHL}	V _{EN} =VDDI or V _{DIS} =GNDI, C _{LOAD} =0pF		50	65	ns
Propagation Delay from Enable True to OUTA/OUTB Rising Edge	t _{PDEN}	V _{INA/INB} =VDDI, C _{LOAD} =0pF		50	65	ns
Propagation Delay from Disable True to OUTA/OUTB Falling Edge	t _{PDDIS}	V _{INA/INB} =VDDI, C _{LOAD} =0pF		50	65	ns
Pulse Width Distortion tpdlh-tpdhl	t _{PWD}	C _{LOAD} =0pF		1	6	ns
Propagation Delay Matching (Channel-to-Channel)	tррм	C _{LOAD} =0pF		1	6	ns
Propagation Delay Part-to-Part Skew ⁽⁹⁾	t _{PDS}	C _{LOAD} =0pF			10	ns



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ELECTRICAL CHARACTERISTICS (continued)

 $2.8V \le VDDI$ -GNDI $\le 5.5V$, VDDA-VSSA = VDDB-VSSB = $12V/15V/20V^{(7)}$, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = +25^{\circ}C$, all voltages with respect to the corresponding grounds, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Switching (Refer to the time sequer	nce diagram	for details)				
Startup Delay from Input Supply UVLO Exit to Output Rising Edge	tstu_vddi	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =VDDI, C _{LOAD} =0pF	20	30	40	μs
Shutdown Delay from Input Supply UVLO Entry to Output Falling Edge ⁽¹⁰⁾	tshd_vddi	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =VDDI, C _{LOAD} =0pF		500		ns
Startup Delay from Output Supply UVLO Exit to Output Rising Edge	tstu_vdda tstu_vddb	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =VDDI, C _{LOAD} =0pF	10	16	22	μs
Shutdown Delay from Output Supply UVLO Entry to Output Falling Edge ⁽¹⁰⁾	tshd_vdda tshd_vddb	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =VDDI, C _{LOAD} =0pF		500		ns
Static Common-Mode Transient Immunity	CMTI _{STC}	V _{EN} =VDDI or V _{DIS} =GNDI, V _{INA/INB} =GNDI or VDDI, slew rate of GNDI versus VSSA/VSSB, V _{CM} =1500V	150			kV/µs
Dynamic Common-Mode Transient Immunity	CMTI _{DYN}	V _{EN} =VDDI or V _{DIS} =GNDI, f=100kHz pulse at INA/INB, slew rate of GNDI versus VSSA/VSSB, V _{CM} =1500V	150			kV/µs

Notes:

⁷⁾ For the test condition, VDDA-VSSA=VDDB-VSSB=12V is used for 5V and 8V UVLO devices; VDDA-VSSA=VDDB-VSSB=15V is used for 10V and 12V UVLO devices; VDDA-VSSA=VDDB-VSSB=20V is used for 15V UVLO devices.

⁸⁾ Guaranteed by characterization, not production tested.

⁹⁾ Propagation delay part-to-part skew is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

¹⁰⁾ Guaranteed by design.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

INSULATION & SAFETY-RELATED SPECIFICATIONS

Parameters	Symbol	Condition	SOIC- 16/14 WB	SOIC-16 NB	LGA-13 5x5	Units
External Air Gap (Clearance) (11)	CLR	Shortest pin-to-pin distance through air between primary and secondary side	>8	>4	3.5	mm
External Tracking (Creepage) (11)	CPG	Shortest pin-to-pin distance across the package surface between primary and secondary side	>8	>4	3.5	mm
Internal Gap (Internal Clearance)	DTI	Insulation distance through insulation	>25	>12	>12	μm
Tracking Resistance (Comparative Tracking Index)	СТІ	IEC60112	>600	>600	>600	V
Isolation Group		Material Group according to IEC 60664-1	ı	I	I	
		Rated mains voltages ≤ 150V _{RMS}	I-IV	I-IV	I-IV	
Installation Classification		Rated mains voltages ≤ 300V _{RMS}	I-IV	1-111	1-111	
per IEC 60664-1		Rated mains voltages ≤ 600V _{RMS}	I-IV	1-11		
		Rated mains voltages ≤ 1000V _{RMS}	1-111	-	>12 >600 I I-IV I-III E322138 2500 0+AC: 2021.	
UL 1577, 5th Ed						
Recognized under UL 157	7 Compor	nent Recognition Program, Single Pro	tection. File	e number:	E322138	
Dielectric Withstand Insulation Voltage	V _{iso}	V _{TEST} =V _{ISO} for t=60 sec. (qualification), V _{TEST} =1.2 x V _{ISO} for t=1 sec. (100% production)	5000	3000	2500	V _{RMS}
DIN EN IEC 60747-17 (VD	E 0884-1	7): 2021-10				
Certified according to DIN Certification number: pend		0747-17 (VDE 0884-17): 2021-10; Ef	N IEC 6074	7-17:2020-	+AC: 2021.	•
Maximum Repetitive Peak Isolation Voltage	Viorm	AC voltage (bipolar)	2121	990	792	V _{PK}
Maximum Working Isolation Voltage	V _{IOWM}	AC voltage (sine wave), Time Dependent Dielectric Breakdown test method (TDDB)	1500	700	560	V _{RMS}
		DC voltage	2121	990	>12 >600 I I-IV I-III : E322138 2500 D+AC: 2021.	V _{DC}
Maximum Transient Isolation Voltage	Vютм	V _{TEST} =V _{IOTM} for t=60 sec (qualification); V _{TEST} =1.2 x V _{IOTM} for t=1 sec (100% production)	8000	4242	3535	V _{РК}



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

INSULATION & SAFETY-RELATED SPECIFICATIONS (continued)

Parameters	Symbol	Condition	SOIC- 16/14 WB	SOIC-16 NB	LGA-13 5x5	Units
DIN EN IEC 60747-17 (VD	E 0884-1	7): 2021-10 <i>(continued)</i>				
Apparent Charge (12) Measuring Voltage	V v v	Method b1; at routine test (100% production) and preconditioning (type test). V _{pd(ini)} =1.2 x V _{IOTM} , t _{ini} =1 sec; V _{pd(m)} =1.5 x V _{IORM} (basic insulation), t _m =1 sec; partial discharge<5 pC		1485	1188	V _{РК}
	V pd(m)	Method b1; at routine test (100% production) and preconditioning (type test). $V_{pd(ini)}{=}1.2 \text{ x } V_{IOTM}, t_{ini}{=}1 \text{ sec}; \\ V_{pd(m)}{=}1.875 \text{ x } V_{IORM} \\ \text{(reinforced insulation), } t_m{=}1 \text{ sec}; \\ partial discharge{<}5 \text{ pC}$	3977			V _{PK}
Maximum Surge Isolation	.,	Tested per IEC 62368-1 with 1.2/50µs pulse, V _{TEST} =1.3 x V _{IMP} (basic insulation, qualification)		6000	3500	V _{PK}
Voltage (13)	VIOSM	Tested per IEC 62368-1 with 1.2/50µs pulse, V _{TEST} =1.3 x V _{IMP} , tested with 10kV (reinforced insulation, qualification)	8000	ŀ	3500 ~1	V _{PK}
Barrier Capacitance (14)	Сю	f=1MHz	~1	~1	~1	pF
		V _{IO} =500V, T _A =25°C		Ω		
Insulation Resistance (14)	C 60747-17 (VDE 0884-1 Charge (12) Voltage Vpd(m) Viosm Dacitance (14) Resistance (14) Regree	V _{IO} =500V, 100°C≤T _A ≤125°C	>10 ¹¹			Ω
		V _{IO} =500V, T _A =T _S =150°C		>10 ⁹	1188 3500	Ω
Pollution Degree				2		
Climatic Category				40/125/21		

Notes:

¹¹⁾ Refer to package information for detailed dimensions. As isolated solution, the recommended land pattern is helpful to keep enough safety creepage and clearance distances on a printed-circuit board.

¹²⁾ Electrical discharge caused by a partial discharge in the coupler.

¹³⁾ Surge test is carried out in oil.

¹⁴⁾ The primary side terminals as well as the secondary side terminals of the barrier are connected together forming a two-terminal device. Then C_{IO} and R_{IO} are measured between the two terminals of the coupler.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

SAFETY LIMITING VALUES (15)

Parameters	Symbol	Condition	SOIC- 16/14 WB	SOIC-16 NB	LGA-13 5x5	Units
Maximum Safety Temperature ⁽¹⁶⁾	Ts		150	150	150	°C
Maximum Output Safety	I _{S_O}	VDDA-VSSA=VDDB-VSSB =12V (17), T _J =150°C, T _A =25°C	91	87	48	mA
(current per channel)		VDDA-VSSA=VDDB-VSSB=30V, T _J =150°C, T _A =25°C	36	35	19	mA
	Ps	Input side	15	15	15	mW
Safety Power Dissipation		Output side, channel A	1100	1050	580	mW
(18)		Output side, channel B	1100	1050	580	mW
		Total	2215	2115	1175	mW

Notes:

The safety power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A :

 $T_S=T_J(MAX)=T_A+(\theta_{JA} \times P_S),$

 $P_S=I_S \times V_I$, where V_I is the input voltage.

17

¹⁵⁾ Maximum value allowed in the event of a failure.

¹⁶⁾ The maximum safety temperature T_S has the same value as the maximum junction temperature T_J (MAX) specified in ABSOLUTE MAXIMUM RATINGS.

¹⁷⁾ Tested for 5V and 8V UVLO devices

¹⁸⁾ Test condition: VDDI-GNDI=5.5V, VDDA-VSSA=VDDB-VSSB=30V, T_J=150°C, T_A=25°C.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

DEFINITIONS OF DYNAMIC PARAMETERS




Figure 1: Output Rising and Falling Time




Figure 2: Enable/Disable Response Time




Figure 3: Propagation Delay Matching and Pulse Width Distortion



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

DEFINITIONS OF DYNAMIC PARAMETERS (continued)




Figure 4: VDDI and VDDA/VDDB Under-Voltage Lockout (UVLO)



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

DEVICE FUNCTIONAL MODES

Table 1: Logic True Table

Inputs				Power Supply		Outputs		Market			
INA	INB	EN	DIS	VDDI	VDDA	VDDB	OUTA	OUTB	Notes		
L or O	L or O	H or O	L or O	Р	Р	Р	L	L			
L or O	Н	H or O	L or O	Р	Р	Р	L	Н	Output transition occurs immediately.		
Н	L or O	H or O	L or O	Р	Р	Р	Н	L			
Н	Н	H or O	L or O	Р	Р	Р	Н	Н			
Х	Х	L	Н	Р	Х	Х	L	L	Disable chip		
Х	Х	Х	Х	UP	Х	Х	L	L	VDDI is unpowered		
Х	L or O	H or O	L or O	Р	UP	Р	L	L	VDDA is unpowered		
Х	Н	H or O	L or O	Р	UP	Р	L	Н			
L or O	Х	H or O	L or O	Р	Р	UP	L	L	VDDB is unpowered		
Н	Х	H or O	L or O	Р	Р	UP	Н	Ĺ			

¹⁹⁾ L: Logic Low; H: Logic High; O: Left Open; X: Irrelevant; P: Powered; UP: Unpowered, UVLO condition.

²⁰⁾ If VDDI is powered, the output can operate functionally as long as this channel is powered normally.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

BLOCK DIAGRAM




Figure 5: Functional Block Diagram



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

OPERATION

The MPQ18851 is an isolated dual-input control. independent dual-channel gate driver solution with up to 4A source/8A sink peak output current capacity. This chip is designed to drive power switching devices with short propagation delay and pulse-width distortion. With the advanced features, the MPQ18851 operates high efficiency, high power density, and robustness in a wide variety of automotive power applications.

Please see Table 1 for whole device functional modes.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to avoid the chip or some blocks from operating at insufficient supply voltage. The MPQ18851 incorporates the internal UVLO comparators for all input and output supply circuit blocks to monitor VDDI, VDDA and VDDB, respectively. Figure 4 shows the input and output supply UVLO time sequence diagram.

If the input bias voltage VDDI is unpowered or under supply UVLO level, the chip is not activated and the output stages does not receive the control signals from the input stage. Then the UVLO mechanism holds the output forced low, regardless of the present logic levels of the input signals (including EN/DIS and INA/INB).

When either output stage of the driver is unpowered or below UVLO level, the corresponding channel's output is also pulled low. As long as either channel is powered normally, the corresponding channel can accept the related control signal functionally

Input Stage and On/Off Control

All of the control input pins (EN/DIS and INA/INB) accept a TTL/CMOS compatible logic inputs that is reliably isolated from each output. These control pins are easy to be driven with common logic-level signals from a digital controller. But, any input signal applied to these control pins must never be at a higher level than the input stage supply VDDI. So, it is recommended to tie VDDI to the same power supply of the control signal sources. The control logics of EN/INA/INB are active-high while the control logic of DIS are active-low.

If the INA/INB inputs are left open, they are forced logic low thru the internal pull-down resistors. This configuration ensures the corresponding output keeps low if the control input is not connected. If either logic input pin INA/INB is not being used, it is still recommended to externally ground it for better noise immunity and stable operation.

Similarly, for on/off control, the EN pin is tied to VDDI thru the internal pull-up resistor while the DIS pin is connected to GNDI thru the internal pull-down resistor. Although leaving EN/DIS pin floating enables the chip to operate normally after start-up, it is still recommended to provide stable external signal input for on/off control in actual applications.

Output Stage

The output stage comprises an upper Pchannel MOSFET and a lower N-channel MOSFET (refer to Figure 6). The effective output pull-up source resistance Routa H/Routh H is the on-resistance of the upper P-channel MOSFET, which delivers the large peak source current during the external power-switch turn-on transition. The pull-down structure is simply an N-channel MOSFET, whose on-resistance R_{OUTA L}/R_{OUTB L} is the output effective pull-down impedance during the drive-low state of the device.




Figure 6: Output Stage



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

The output stage is optimized to provide strong driving capacity to a power device during the miller plateau interval of the switching on/off procedure. So the MPQ18851 is capable of delivering 4A/8A peak source/sink current pulses. And the rail-to-rail output ensures the voltage swings between VDDA/VDDB and VSSA/VSSB, respectively.

Thermal Shutdown


Thermal shutdown is implemented to prevent the chip from operating at exceeding high temperature. When the silicon die temperature is higher than 170°C, the OTP shuts down the whole chip until the junction temperature drops below its lower threshold, then the chip restarts again. Both of the primary- and secondary-side features thermal shutdown independently.




PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PACKAGE INFORMATION


SOIC-16 WB (HV ISOLATION)






TOP VIEW


RECOMMENDED LAND PATTERN





FRONT VIEW

SIDE VIEW



DETAIL "A"

NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-013, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.





PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PACKAGE INFORMATION (continued)


SOIC16-14 WB (HV ISOLATION)







SIDE VIEW



DETAIL "A"

NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
 5) DRAWING REFERENCE TO JEDEC MS-013, VARIATION AD.
 6) DRAWING IS NOT TO SCALE.




PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PACKAGE INFORMATION (continued)

SOIC-16 NB (HV ISOLATION)





DETAIL "A"

NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BC.
- 6) DRAWING IS NOT TO SCALE.




PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PACKAGE INFORMATION (continued)

LGA-13 (5mmx5mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-303.
- 4) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.