MPQ6612A/MPQ6612A-D

40V, 5A, H-Bridge DC Motor Driver with Current Sense, AEC-Q100

DESCRIPTION

The MPQ6612A and MPQ6612A-D are H-bridge motor drivers used for driving reversible motors, which can drive one DC motor, one winding of a stepper motor, or other loads. The H-bridge consists of four N-channel power MOSFET, and an internal charge pump that generates the required gate-drive voltages.

For the MPQ6612A, control of the outputs is accomplished through the IN1 and IN2 pins. For the MPQ6612A-D, control of the outputs is accomplished through the DIR and ENBL pins. Otherwise, both parts are identical. References to the MPQ6612A in this document also apply to the MPQ6612A-D unless otherwise noted.

The MPQ6612A operates on a motor power-supply voltage from 4V to 40V, which can supply an output current (I_{OUT}) of up to 5A according to the logic control. Very low standby quiescent current (I_Q) can be achieved when the device is disabled.

An internal current-sense (CS) circuit provides a voltage proportional to the output current (I_{OUT}). In addition, it integrates cycle-by-cycle current regulation and limiting. These features do not require the use of a low-ohmic shunt resistor.

There are internal shutdown functions for overcurrent protection (OCP), over-voltage protection (OVP), under-voltage lockout (UVLO) and over-temperature protection (OTP).

The MPQ6612A and MPQ6612A-D require a minimal number of readily available, standard external components. Both are available in a QFN-18 (3mmx4mm) package, and are AEC-Q100 qualified.

FEATURES

- Wide 4V to 40V Operating Input Voltage (V_{IN}) Range
- Internal Full H-Bridge Driver Supports Up to 100% Duty Cycle with Internal Charge Pump
- Current Sense with 10% Accuracy
- 5A Continuous Driver Current
- Low On Resistance (R_{DS(ON)}):
 - o 63mΩ High-Side MOSFET (HS-FET)
 - 40mΩ Low-Side MOSFET (LS-FET)
- Cycle-by-Cycle Current Regulation and Limiting
- MPQ6612A: IN1 and IN2 Logic Inputs
- MPQ6612A-D: ENBL and DIR Logic Inputs
- Low Quiescent Current (IQ) Brake Mode when Two LS-FETs Are On
- Configurable Current Limit
- Fault Indication for Over-Current Protection (OCP), Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP)
- Available in a QFN-18 (3mmx4mm)
 Package with Wettable Flanks
- Available in AEC-Q100 Grade 1


APPLICATIONS

- Brushed DC Motor Drivers
- Solenoid Drivers
- Door Locks and Latches

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package	Top Marking	MSL Rating
MPQ6612AGLE-AEC1*	QFN-18	Coo Polow	4
MPQ6612AGLE-D-AEC1**	(3mmx4mm)	See Below	I

^{*} For Tape & Reel, add suffix -Z (e.g. MPQ6612AGLE-AEC1-Z).

TOP MARKING (MPQ6612AGLE-AEC1)

MPYW 6612 ALLL E

MP: MPS prefix Y: Year code W: Week code 6612A: Part number LLL: Lot number E: Wettable flank

TOP MARKING (MPQ6612AGLE-D-AEC1)


<u>MPYW</u> <u>6</u>612 ALLL DE

MP: MPS prefix Y: Year code W: Week code 6612A: Part number LLL: Lot number D: Part number suffix E: Wettable flank

^{**} For Tape & Reel, add suffix -Z (e.g. MPQ6612AGLE-D-AEC1-Z).



PACKAGE REFERENCE





PIN FUNCTIONS

Pin #	MPQ6612A	MPQ6612A-D	Description	
1	nF	AULT	Fault indication. Open-drain output. This pin is pulled logic low if a fault occurs.	
2, 3	PC	GND1	Power ground for half-bridge 1. Connect PGND1 to PGND2.	
4	oc	C_ADJ	Over-current (OC) threshold programming pin. Float this pin or connect to AGND.	
5, 6	PC	GND2	Power ground for half-bridge 2. Connect PGND2 to PGND1.	
7	Sleep mode input. Pull this pin logic high to enable the device; pu			
8	С	UT2	Output terminal for half-bridge 2. Connect OUT2 to the motor winding.	
9, 17	,	VIN	Supply voltage. Place an input capacitor from VIN to ground to prevent large voltage spikes from appearing at the input.	
10	1:	SET	Current configuration resistor. Connect a resistor to AGND to set the current limit and the VISEN output voltage. If current limiting is not desired, connect the ISET pin directly to AGND.	
11	A	GND	Analog ground. Connect the AGND pin to PGND1 and PGND2.	
12	V	ISEN	Current-sense output terminal.	
13	\	/CC	5V LDO output for internal driver and logic.	
	IN2	-	Input 2. IN2 is pulled down via an internal resistor.	
14	- DIR		H-bridge phase input (motor direction). DIR is pulled down via an internal resistor.	
15	IN1 - Input 1. IN1 is pulled down via an internal resistor.		Input 1. IN1 is pulled down via an internal resistor.	
	-	ENBL	H-bridge enable input. ENBL is pulled down via an internal resistor.	
16	6 VCP		Charge pump output. Connect a $1\mu F$, $16V$, X7R ceramic capacitor from VCP to VIN.	
18	8 OUT1 Output terminal for half-bridge 1. Connect OUT1 to the motor winding.			

ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V_{IN})0.3V to +45V VCP voltage (V_{CP})V _{IN} to V_{IN} + 6.5V V_{OUTx} 0.3V to V_{IN} + 0.3V PGND1, PGND2 to AGND0.3V to +0.3V All other pins to AGND0.3V to +6.5V
Continuous power dissipation ($T_A = 25$ °C) (2)
2.6W
Junction temperature (T _J)150°C
Lead temperature260°C
Storage temperature65°C to +150°C
ESD Ratings
Human body model (HBM) 2kV
Charged-device model (CDM) 1.5kV
Recommended Operating Conditions (3)

Supply voltage (V_{IN})4V to 40V

Operating junction temp (T_J).... -40°C to +125°C

Thermal Metrics (4)

θ_{JA} (junction-to-ambient)	44.3°C/W
θ_{JC_TOP} (junction-to-case top)	37.5°C/W
θ_{JC_BOTTOM} (junction-to-case bottom)	2.6°C/W
θ_{JB} (junction-to-board)	5.3°C/W
Ψ _{JT} (junction-to-top)	1.1°C/W
Ψ _{JB} (junction-to-board)	5.1°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) According to JEDEC JESD51-2/-5/-7/-8/-14.



ELECTRICAL CHARACTERISTICS

 $4V < V_{IN} < 40V$, $T_J = -40$ °C to +125°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply Voltage						
VIN pin operating range	Vin		4		40	V
Turn-on threshold	V _{IN_ON}	V _{IN} rising edge		3	3.5	V
Turn-on hysteretic voltage	V _{IN_HY}			0.3		V
IC Supply		1			ı	l .
Shutdown current	I _{IN_SD}	nSLEEP = low			2.8	μA
Quiggoont gurrent	L	Low-I _Q brake mode, OC_ADJ = floating		30	145	μA
Quiescent current	lα	Low-I _Q brake mode, OC_ADJ = GND		48	185	μA
VCC regulator voltage	Vvcc	V _{IN} > 5.2V, 10mA load	4.8	5	5.2	V
VCC regulator dropout voltage	V _{VCCD}	V _{IN} ≤ 5.2V, 10mA load		200		mV
Input Logic (IN1, IN2, nSLEEP)						
Input high voltage	V _{IN_} H		1.5			V
Input low voltage	V _{IN_L}				0.4	V
Input high current	I _{IN_H}	V _{IN} = 5V			50	μA
Input low current	I _{IN_L}	V _{IN} = 0V	-5		+5	μA
	R _{PD(IN1, IN2)}			200		kΩ
Input pull-down resistance	R _{PD(nSLEEP)}			500		kΩ
nFault Output (Open-Drain Output	:)					
Output low voltage	V _{OUT_L}	I _{OUT} = 5mA			0.6	V
Output high leakage current	Іоит_н	V _{OUT} = 3.3V			1	μA
Switching Frequency						
Externally applied PWM frequency	f _{РWМ}				200	kHz
Power MOSFET						
		I _{OUT} = 1A, T _A = 25°C	50	63	75	mΩ
Outrot or resistance	R _{DS(ON)_} HS	I _{OUT} = 1A, T _J = -40°C to +125°C			130	mΩ
Output on resistance		I _{OUT} = 1A, T _A = 25°C	30	40	50	mΩ
	R _{DS(ON)_} LS	I _{OUT} = 1A, T _J = -40 to +125°C			80	mΩ
Minimum on time	t _{MON}			200		ns
Output enable time	t1				250	ns
Output disable time	t2				250	ns
Dala Cara	t3				420	ns
Delay time	t4				420	ns
Output rise time	trise	$R_L = 40\Omega$		40	120	ns
Output fall time	t _{FALL}	$R_L = 40\Omega$		10	165	ns
IC start-up delay	t DELAY	Enable to switching			500	μs



ELECTRICAL CHARACTERISTICS (continued)

 $4V < V_{IN} < 40V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units		
Protection Features								
Over-current protection (OCP)	l	OC_ADJ = floating	9	13	19	Α		
threshold	loc	OC_ADJ = GND	13	19	25	Α		
Input over-voltage (OV) threshold	VINOVP		43	46	48	V		
Thermal shutdown	T _{SD}			165		°C		
Thermal shutdown hysteresis	T _{SD_HY}			20		°C		
Current Control								
Off time	t itrip	After VITRIP-R is reached		11		μs		
ISET current	IISET		95	100	105	μA/A		
Current trip voltage (rising)	Vitrip-r	At the ISET pin	1.44	1.5	1.56	V		
Current trip voltage (falling)	Vitrip-f	At the ISET pin	1.15	1.2	1.25	V		
VISEN Output								
VISEN output voltage (Vvisen) accuracy	ΔV visen	VISET > 0.4V	-5		+5	%		

TIMING DIAGRAM







Figure 1: Input/Output Timing





TYPICAL CHARACTERISTICS


















TYPICAL CHARACTERISTICS (continued)








TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 24V, IN1 = 5V, IN2 = 0V, I_{OUT} = 3A, T_A = 25°C, resistor + inductor load: 4Ω + 0.2mH between OUT1 and OUT2, unless otherwise noted.





FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram (1 Amp Channel)



OPERATION

Bridge Control

The MPQ6612A is controlled using a pulse-width modulation (PWM) input interface that is compatible with industry-standard devices.

For the MPQ6612A, control of the outputs is accomplished through the IN1 and IN2 pins. Drive both IN1 and IN2 high for about 1ms to put the part into low quiescent current (I_Q) brake mode. In this mode, only a few internal circuits continue operating to maintain the load brake. Current sense, current limiting and regulation functionality, and most diagnostic and protection functions are disabled. Only output short to input voltage (V_{IN}) protection is remains enabled, so the part consumes a very small current. Table 1 shows the logic for the MPQ6612A.

Table 1: MPQ6612A Input Logic Truth Table

IN1	IN2	OUT1	OUT2	Function (DC Motor)
L	L	Z	Z	Coast
L	Н	L	Н	Reverse
Н	L	Н	L	Forward
Н	Н	L	L	Brake

For the MPQ6612A-D, control of the outputs is accomplished through the DIR and ENBL pins. Drive ENBL low for about 1ms to put the part into low- l_Q brake mode. Table 2 shows the logic for the MPQ6612A-D.

Table 2: MPQ6612A-D Input Logic Truth Table

ENBL	DIR	OUT1	OUT2	Function (DC Motor)
Н	L	L	Н	Reverse
Н	Н	Н	L	Forward
L	Χ	L	L	Brake

Current Sensing (CS)

The current flowing into the two low-side MOSFETs (LS-FETs) is sensed with an internal current-sense (CS) circuit. A voltage proportional to the output current (I_{OUT}) is sourced on the VISEN pin.

VISEN output voltage (V_{VISEN}) scaling is set via a resistor connected between the ISET pin and ground. For a 1A I_{OUT} , 100 μ A of current is sourced into the resistor connected to ISET. For example, if a 5k Ω resistor is connected between ISET and ground, V_{VISEN} is 0.5V/A of I_{OUT} .

Current is sensed any time one of the low-side MOSFETs are turned on, including during slow decay (brake) mode.

The load current (I_{VISEN-LOAD}) applied to the VISEN pin should be kept below 2mA, with no more than 500pF of capacitance.

Current Limiting and Regulation

The current in the outputs is regulated using constant-off-time PWM control circuitry. This operates as follows:

- 1. Initially, a diagonal pair of MOSFETs turns on and drives current through the load.
- 2. The current increases in the load, which is sensed by the internal CS circuit.
- 3. If I_{OUT} reaches the current trip voltage threshold (V_{ITRIP-R}), the H-bridge switches to slow decay mode, with the two LS-FETs turned on.
- If I_{OUT} drops to below 80% of V_{ITRIP-R} after a fixed off time (t_{ITRIP}), then the diagonal pair of MOSFETs are re-enabled and the cycle repeats.




Figure 3: Current Limit Operation



5. If the current remains above 80%, the off time is extended until the current drops to 80% of VITRIP-R.

 $V_{ITRIP-R}$ is reached when the ISET pin reaches 1.5V. For example, with a $5k\Omega$ resistor from ISET to ground, the ISET voltage (V_{ISET}) is 0.5V/A of I_{OUT} . When I_{OUT} reaches 3A, the ISET pin voltage reaches 1.5V, and a current trip occurs.

For DC motors, current regulation is used to limit the motor's start-up and stall current. Speed control is typically performed by providing an external PWM signal to the input pins.

If current regulation is not needed, it can be disabled by connecting the ISET pin directly to ground.

During current regulation, the nFAULT pin is not active.

Blanking Time

There is often a current spike when the MOSFET turns on due to the body diode's reverse-recovery current or the load's shunt capacitance. This current spike requires filtering to prevent the MOSFET from erroneously shutting down. An internal fixed blanking time (t_{MON}) blanks the CS comparator's output when the MOSFET turns on. This blanking time also sets the MOSFET's minimum on time.

nSLEEP Operation

Driving nSLEEP low puts the device into a low-power sleep state. In this state, the H-bridge outputs are turned off, all related internal circuits — including the gate drive charge pump — are disabled, and all inputs are ignored. When waking up from sleep mode, there is a set delay time (t_{DELAY}) before the outputs begin operating.

Protection Circuits

The MPQ6612A is offers protection against undervoltage (UV), over-current (OC), over-voltage (OV), and over-temperature (OT) conditions.

Over-Current Protection (OCP)

The MPQ6612A includes internal short-circuit protection (SCP). The currents in both the high-side MOSFETs (HS-FETs) and LS-FETs are measured. If the current exceeds the OC threshold (I_{OC}), then all MOSFETs in the H-bridge turn off. After approximately 4ms, the bridge is reenabled automatically.

locp is specified by OC ADJ (see Table 3).

Table 3: OCP Threshold

OC_ADJ	Min OCP Threshold (A)
Float	9
GND	13

Over-Temperature Protection (OTP)

The MPQ6612A also integrates thermal monitoring. If the die temperature exceeds safe limits (T_{SD}), all MOSFETs turn off and the nFAULT pin is pulled low. Once the die temperature returns to a safe level (T_{SD} - T_{SD_HY}), the device automatically resumes normal operation.

Under-Voltage Lockout (UVLO)

If at any time the voltage on the VIN pin falls below the under-voltage lockout (UVLO) threshold voltage, all circuitry in the device is disabled and the internal logic is reset. Once V_{IN} exceeds the UVLO threshold, the device restarts and resumes normal operation.

Over-Voltage Protection (OVP)

If the voltage on the VIN pin exceeds the input over-voltage threshold (V_{INOVP}), the device is disabled. Once V_{IN} drops to a safe level (about 2V below V_{INOVP}), the device restarts and resumes normal operation.

Fault Indication Output (nFAULT)

If any protection circuits are activated, the nFAULT pin is pulled active low. These fault conditions include OC, OT, and OV. nFAULT is an open-drain output, and requires an external pull-up resistor. Once any fault conditions removed and the device resumes normal operation, nFAULT is pulled inactive high by the pull-up resistor.



APPLICATION INFORMATION

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 4 and follow the guidelines below:

- Place the supply bypass capacitor and charge pump capacitor as close to the IC as possible. Each VIN pin should have a bypass capacitor.
- 2. Use large copper areas for PGND, VIN, and OUT to improve thermal performance.
- 3. Use thermal vias to transfer heat to other layers of the PCB. Use as many vias as possible to improve thermal dissipation.




Figure 4: Recommended PCB Layout



TYPICAL APPLICATION CIRCUIT






Figure 5: Typical Application Circuit




PACKAGE INFORMATION

QFN-18 (3mmx4mm) Wettable Flank






TOP VIEW



BOTTOM VIEW




SECTION A-A








- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN **MILLIMETERS.**
- 3) LEAD COPLANARITY SHALL BE 0.08 **MILLIMETERS MAX.**
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tray	Quantity/ Tube	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ6612AGLE- AEC1-Z MPQ6612AGLE-D- AEC1-Z	QFN-18 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	2/26/2024	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.