

Mask Set Errata for Mask 1N54W

1. Introduction

This report applies to mask 1N54W (silicon revision B1) for the i.MX 7ULP.

1. Introduction	1
2. Summary of silicon errta	2
3. Revision history	16

2. Summary of silicon errata

Table 1. Summary of Silicon Errata

Errata ID	Title
ERR010469	ARM: M4 core detection of A7 reset
ERR010472	MSMC: Reset delay on A7 domain when interrupt is enabled for Core0 reset sources
ERR010473	uSDHC: Data Timeout Counter Value may be insufficient for HS400 mode
ERR010740	QuadSPI: Insufficient read data may be received in the RX Data Buffer register
ERR011097	LPSPI: Command word not loaded correctly when TXMSK=1
ERR011372	Power: High leakage current on VDD18_IOREF when VDD supplies for PORT segments are turned off in VLLS modes
ERR011403	CA7: LLS/VLPS wakeup time is longer when PMC1_CTRL[LDOOKDIS]=0
ERR011424	Interrupts: NMI_b not serviced by CM4 core when used as wake event from VLLS mode
ERR011432	SNVS: TAMPER pin does not retain pull-up/down configuration in VBAT mode
ERR011433	DAC: Transfer error generated when accessing offset addresses 0x19-0x1B
ERR011439	MIPI DSI: Checksum is incorrect for DCS command long packet writes with zero-length data payload
ERR050138	PMC: PMCO PM_STAT[PMCOCURRPM] stuck at VLPR after reset in VLPS/LLS/VLLS modes
ERR050134	GPIO: GPIO pull-ups/pull-downs may become enabled during reset

Description:

The i.MX 7ULP provides the following reset options between the two ARM cores:

- 1) M4 core reset of A7 core: There is hardware capability on the SoC for the M4 core to reset the A7 core directly.
- 2) A7 core reset of M4 core: There is no hardware capability for the A7 to reset the M4 directly. This is achieved through the Messaging Unit (MU). The MU A-side Control Register field MUA_CR[RAIE] provides a software mechanism for the M4 to detect that the A7 has been reset.

Workarounds:

The A7 reset is mapped as an interrupt to the M4 core so anytime the A7 is reset, an interrupt is triggered to the M4 core. The M4 core can then reset as required using an ISR.

ERR011097 LPSP: Command word not loaded correctly when TXMSK=1

Description:

When the Transmit Command Register is written with TCR[TXMSK]=1 and the next write to the TX FIFO is another command, then the first command may not load correctly.

Workarounds:

When writing the Transmit Command Register with TCR[TXMSK]=1, wait for the TX FIFO to go empty (FSR[TXCOUNT] = 0) before writing another command to the Transmit Command Register.

ERR010472 MSMC: Reset delay on A7 domain when interrupt is enabled for Core0 reset sources

Description:

The Multicore System Mode Controller (MSMC) System Reset Interrupt Enable (SRIE) feature allows that some reset sources can be delayed to service an interrupt request.

For the A7 domain, this feature can be enabled for Core 0 (M4) reset sources. This can cause potential issues since when the M4 resets, the A7 domain will lose its clock references from the PLLs and will not be able to service the interrupt. Even when the M4 returns from reset, it is not guaranteed that the PLLs will relock without reconfiguration.

Workarounds:

Do not use the Core 0 reset interrupt function available to the A7 domain.

ERR010740 QuadSPI: Insufficient read data may be received in the RX Data Buffer register

Description:

Data read from flash through QuadSPI using Peripheral Bus Interface (IPS) may return insufficient data in the RX Buffer Data register (QuadSPI_RBDRn) when the read data size of a flash transaction is programmed to be greater than 32 bytes.

Workarounds:

For data size greater than 32 bytes, program the IP data transfer size in the IP configuration register (QuadSPI_IPCR[IDATSZ]) to be in multiples of 8 bytes.

ERR010473 uSDHC: Data Timeout Counter Value may be insufficient for HS400 mode

Description:

When the Data Timeout Counter Value programmed in SYS_CTRL[DTOCV] is set to the maximum value (0xF), the maximum busy timeout is $[2^{29} * 2.5 \text{ ns}] = 1.34 \text{ s}$ since the root clock is 400 MHz for HS400 mode. For other speed modes, the maximum busy timeout time is longer since the root clock is slower.

Some eMMC datasheets show maximum busy timeout specifications of 1.6 s, so the programmable timeout in the uSDHC will not be long enough for HS400 mode.

This issue only affects HS400 mode with a 200 MHz SD clock. If the SD clock is reduced to 150 MHz, the timing requirements for 1.6 s can be met.

Workarounds:

- 1) Reduce the SD clock to 150 MHz
- 2) Disable hardware timeout and use a software timeout mechanism to generate a 1.6 s timeout

ERR011372 Power: High leakage current on VDD18_IOREF when VDD supplies for PORT segments are turned off in VLLS modes

Description:

Excessive current around 370uA on VDD18_IOREF is observed when both the M4 and A7 cores are in VLLS mode and VDD_PTA, VDD_PTC or VDD_PTE are turned off.

Workarounds:

VDD_PTA, VDD_PTC and VDD_PTE should all remain powered when the M4 and A7 are both in VLLS mode. The expected leakage current for keeping these supplies powered is approximately 2 uA at 3.3V.

ERR011403 CA7: LLS/VLPS wakeup time is longer when PMC1_CTRL[LDOOKDIS]=0

Description:

The CA7 wakeup time from LLS/VLPS is significantly longer when PMC1_CTRL[LDOOKDIS]=0. This bitfield selects whether the PMC will check the regulated output from the LDO Regulator during a mode transition.

Approximate wakeup time from LLS when PMC1_CTRL[LDOOKDIS]=1: 41.5 us

Approximate wakeup time from LLS when PMC1_CTRL[LDOOKDIS]=0: 80 us

Approximate wakeup time from VLPS when PMC1_CTRL[LDOOKDIS]=1: 23 us

Approximate wakeup time from VLPS when PMC1_CTRL[LDOOKDIS]=0: 46 us

This issue does not affect systems designed for CA7 LDO Bypass Mode.

Workarounds:

Set PMC1_CTRL[LDOOKDIS]=1 before entering LLS/VLPS modes. This setting keeps the register asserted when returning to RUN mode. After RUN mode is reached, the register may be de-asserted.

PMC1_CTRL[LDOOKDIS]=0 reduces the response time of the LDO voltage adjustments in RUN mode, while PMC1_CTRL[LDOOKDIS]=1 sets a fixed timing interval for any voltage adjustment. When moving to LLS or VLPS modes, there are no side effects if PMC1_CTRL[LDOOKDIS]=1 is used.

In CA7 LDO Bypass Mode, always set PMC1_CTRL[LDOOKDIS]=1.

ERR011424 Interrupts: NMI_b not serviced by CM4 core when used as wake event from VLLS mode

Description:

When NMI_b is used as an event to wake the CM4 core from VLLS mode, the CM4 wakeup occurs but the NMI interrupt is internally disabled when power is restored and does not get serviced by the CM4 core.

In silicon revision B1, a bit was added to SIM_DGO_GP11[7]. In addition to the usual selection of the NMI_b function via IOMUXCO_SW_MUX_CTL_PAD_PTA9, this bit must be set prior to entering CM4 VLLS mode to allow the NMI interrupt to remain active once power is restored and cleared upon exiting VLLS.

During validation of the fix of this issue on silicon revision B1, an associated issue was found. While the implementation of the SIM_DGO_GP11[7] bit is correct, the ROM code regarding handling of the NMI event is incorrect preventing use of NMI as a wake-up event from CM4 VLLS mode.

Workarounds:

Use a wake-event other than NMI to wake the CM4 from VLLS mode.

ERR011432 SNVS: TAMPER pin does not retain pull-up/down configuration in VBAT mode

Description:

The TAMPER pin has the capability to enable an internal pull-up or pull-down resistor. The internal pull-up / pull-down configuration is not retained when the SoC enters VBAT mode.

Workarounds:

Use an external pull-up or pull-down resistor if the TAMPER function is desired during VBAT mode.

ERR011433 DAC: Transfer error generated when accessing offset addresses 0x19-0x1B**Description:**

The DAC generates a transfer error for both read and write accesses to offset addresses 0x19-0x1B. These offsets are part of the ITRM register which is 32 bits and starts at offset address 0x18. Accesses to offset address 0x18 work properly.

Workarounds:

Use only 32-bit accesses to offset address 0x18 to read/write the IRTM register.

Workaround implemented in the BSP by default since the BSP always performs reads/writes of the IRTM register from offset address 0x18.

ERR011439 MIPI DSI: Checksum is incorrect for DCS command long packet writes with zero-length data payload

Description:

According to the MIPI DSI specification, long packets are comprised of a Packet Header and a payload of 0 to $2^{16}-1$ bytes. For the special case of a zero-length payload, the specification requires the checksum must be set to 0xFFFF.

The MIPI DSI controller produces an incorrect checksum for DCS commands issued via long packets with zero-length payloads in LP (DSI Low-Power mode). There is no such issue for similar commands issued in HP (DSI High-Power mode).

This issue should not affect normal application operation because packets with zero data length would normally be sent using the short packet format. However, since the MIPI DSI spec specifically states this behavior, MIPI DSI certification would fail on this issue.

Workarounds:

Use short packet format to send DCS commands with zero length data payloads.

This issue is not applicable to the BSP. The BSP always uses short packets for commands with data payloads less than 2 bytes.

ERR050138 PMC: PMCO PM_STAT[PMCOCURRPM] stuck at VLPR after reset in VLPS/LLS/VLLS modes

Description:

The Real-Time Domain PMCO Current Power Mode status bits (PMCO PM_STAT[PMCOCURRPM]) become stuck indicating VLPR mode (0x3) if a reset occurs when the Real-Time Domain is in VLPS, LLS, or VLLS mode and those power modes were reached from VLPR mode (i.e. RUN -> VLPR -> VLPS/LLS/VLLS). Notice that VLLS wake-up always includes a reset regardless of the wakeup source (RESET0_B, GPIO, NMI, etc.) so this issue is always seen after a wake-up via GPIO/NMI pin events.

Workarounds:

If PMCO PM_STAT[PMCOCURRPM] is not used, no action is required.

If the Real-Time Domain needs to go from VLPR to one of the affected modes (i.e. VLPS/LLS/VLLS), go from VLPR to RUN first, and then go to the target mode (VLPS, LLS, or VLLS).

ERR050134 GPIO: GPIO pull-ups/pull-downs may become enabled during reset

Description:

During reset, the failsafe GPIOs (Ports A, B, C, E, and F) are supposed to be in the input/H-Z state. Due to a reset issue, the GPIO buffers may come up as Hi-Z with an internal pull-up or pull-down being enabled. The issue persists until the associated internal core supply is on (VDD_DIG0 for Ports A and B; VDD_DIG1 for Ports C, E, and F). After the internal core supply is present, the issue is cleared and the GPIOs will behave as expected.

Ports A and B are susceptible to this issue, however it will only occur until VDD_DIG0 is on. In this case, the GPIO issue will clear before RESET0_b is released.

On Ports C, E, and F, the issue will persist until VDD_DIG1 is turned on internally by the M4. Therefore, the issue will persist after RESET0_b is released until the boot ROM process enables VDD_DIG1 to the A7 domain.

This issue occurs only on power-on reset (POR). After the core supplies have been turned on, the issue will not occur on subsequent resets (including when the A7 exits VLLS mode).

Port D GPIOs are not affected.

Workarounds:

- 1) For critical signals that must be controlled during reset, choose GPIOs on ports A, B or D.
- 2) For critical signals on ports C, E and F, include a strong enough pull-up or pull-down on the board to overdrive the internal pull-up or pull-down if it occurs. The internal pull-up/pull-downs may be as strong as approximately 20k ohms.

3. Revision history

Table 2. Document revision history

Revision Number	Date	Substantive changes
0	06/2019	Initial release

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

Document Number
IMX7ULP_1N54W
Revision 0, 06/2019

