


# **NTP5210**

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge Rev. 3.1 — 24 March 2020 Product data sheet 544631 COMPANY PUBLIC

# **1** General description

Designed as an MCU replacement in various gaming and lighting applications, this NFC tag adds connectivity and increases flexibility while saving energy and lowering the bill of materials.

NXP's NTAG 5 switch lets designers eliminate the MCU in selected gaming and lighting applications and other cost sensitive designs, for added functionality, connectivity, and efficiency at a lower cost. Operating at 13.56 MHz, it is an NFC Forum-compliant (customer development board is NFC Forum certified - Certification ID: 58626) contactless tag that can be read by any NFC-enabled device at close range and by an ISO/IEC 15693-enabled industrial reader over a longer range. Easy configuration supports a range of control functions, and the integrated originality check lets the user verify an end product's authenticity.



In some lighting and gaming applications, NTAG 5 switch enables simple and costeffective designs without a microcontroller. It implements multiplexed pins, offering general-purpose I/O (GPIO) and pulse width modulation (PWM) as well as NFC field detection. The characteristics of the PWM or GPIO signal can be configured through the NFC interface. These features can be used to switch on/off and control motor speed or LED brightness.

Support for ISO/IEC 15693 lets the NTAG 5 switch communicate securely in two ways — with powerful industrial readers, at a range of up to 60 cm and with NFC-enabled devices within proximity range. This duality makes it possible for the device to be calibrated and parameterized automatically while in the factory and then, when put to use in the field, safely communicate with contactless devices such as NFCenabled smartphones.

The tag's 512 bytes of memory can be divided into three areas, and each area can use a different protection level, varying from no protection to 32-/64-bit, password-protected read/write access. Different parties in the value chain can have their own dedicated memory areas for storing access data.



The NTAG 5 switch comes with pre-programmed proof-of-origin functionality to verify authenticity. The elliptic curve cryptography (ECC) based originality signature can be locked or reprogrammed by the customer.

The NTAG 5 is a powerhouse, harvesting the energy from an NFC Reader, it can operate without a battery. Better yet, with its configurable output voltage, it can power a circuit, a sensor network and even charge a super capacitor wireless.

# 2 Features and benefits

- Reading distance with long-range reader > 60 cm (> 25 inches)
- Flexible operation with PWM/GPIO interface
- Flexible split between three open and/or protected memory areas
- · Ensured authenticity of product through value chain
- Interoperable data exchange according to NFC Forum standards
- Energy-efficient design with reduced bill of material
- Interoperable and high performance NFC interface
  - ISO/IEC 15693 and NFC Forum Type 5 Tag compliant
  - 64-bit Unique IDentifier
- Reliable and robust memory
  - 512 bytes (4096 bits) user EEPROM on top of configuration memory
  - 40 years data retention
  - Write endurance of 1 000 000 cycles
- Configurable contact interface
  - One configurable event detection pin
  - Two GPIOs
  - Two Pulse Width Modulation (PWM) channels as multiplexed GPIOs and/or ED pin
  - 1.62 V to 5.5 V supply voltage
- Scalable security for access and data protection
  - Disable NFC interface temporarily
  - NFC PRIVACY mode
  - Read-only protection as defined in NFC Forum Type 5 Tag Specification
  - Full, read-only, or no memory access based on 32-bit password
  - Optional 64-bit password protection
  - ECC-based reprogrammable originality signature
- Low-power budget application support
  - Energy harvesting with configurable output voltage up to 30 mW
  - Low-power standby current typically <6 µA
  - Hard power down current typically <0.25 µA
- Very robust architecture
  - -40 °C to 85°C
- Extensive product support package
  - Feature specific application notes
  - Development board including software and source code
  - Hands-on training

# **3** Applications

- Use cases
  - Calibration
  - Trimming
  - Authenticity check and data protection
  - Late "in the box" configuration
  - LED driver configuration
  - NFC charging
- Applications
  - Lighting
  - Smart home
  - Hearable and Wearable
  - Consumer
  - Industrial
  - Gaming

# 4 Ordering information

Orderable part	Package				
number	Name	Description	Version		
NTP52101G0JHKZ	XQFN16	NTAG 5 switch with GPIOs, PWM and 512 bytes user EEPROM plastic, extremely thin quad flat package; no leads; 16 terminals	SOT1161-2		
NTP52101G0JTTZ	TSSOP16	NTAG 5 switch with GPIOs, PWM and 512 bytes user EEPROM plastic, thin shrink small outline package; 16 leads; 0.65 mm pitch; 5 mm x 4.4 mm x 1.1 mm body	SOT403-1		
NTP52101G0JTZ	SO8	NTAG 5 switch with GPIOs, PWM and 512 bytes user EEPROM plastic, small outline package; 8 leads; 1.27 mm pitch; 4.9 mm x 3.9 mm x 1.75 mm body	SOT96-1		
NTP52101G0FUAV	Wafer	NTAG 5 switch; 8 inch wafer, 150 µm thickness, on film frame carrier, electronic fail die marking according to SECS-II format)	-		

**REMARK:** Wafer specification addendum is available after exchange of a non-disclosure agreement (NDA)

# 5 Marking

Table 2. Marking codes					
Type number	Marking code				
	Line A	Line B	Line C	Line D	
NTP52101G0JHK	G11	DBSN ASID	DYWW	-	
NTP52101G0JTT	NP52101	DBID ASID	ZnDYY	WW	
NTP52101G0JT	NP52101	DBSN ASID	nDYWW	-	

Used abbreviations:

ASID: Assembly Sequence ID

D: RHF-2006 indicator

DBID: Diffusion Batch ID

DBSN: Diffusion Batch Sequence Number

n: Assembly Centre Code

WW: week


Y or YY: year

Z: Diffusion Centre Code


# NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

# 6 Block diagram



# 7 Pinning Information




#### Table 3. Pin description for XQFN16

			When unused
Pin	Symbol	Description	When unused
1	GND	Ground	connect to GND
2	GND	Ground	connect to GND
3	N.C.	not connected	keep floating
4	N.C.	not connected	keep floating
5	N.C.	not connected	keep floating
6	GPIO1/PWM1	Multiplexed GPIO1 and PWM1	keep floating
7	GPIO0/PWM0	Multiplexed GPIO0 and PWM0	keep floating
8	ED/PWM0	Multiplexed event detection and PWM0	keep floating
9	V <sub>CC</sub>	External power supply	keep floating
10	HPD	Hard power down	keep floating
11	GND	Ground	connect to GND
12	V <sub>OUT</sub>	Energy harvesting voltage output	keep floating
13	N.C.	not connected	keep floating
14	LB	Antenna connection	keep floating
15	LA	Antenna connection	keep floating
16	N.C.	not connected	keep floating

# **NXP Semiconductors**


# NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge



#### Table 4. Pin description for TSSOP16

Pin	Symbol	Description	When unused
1	LA	Antenna connection	keep floating
2	N.C.	not connected	keep floating
3	GND	Ground	connect to GND
4	GND	Ground	connect to GND
5	N.C.	not connected	keep floating
6	N.C.	not connected	keep floating
7	N.C.	not connected	keep floating
8	GPIO1/PWM1	Multiplexed GPIO1 and PWM1	keep floating
9	GPIO0/PWM0	Multiplexed GPIO0 and PWM0	keep floating
10	ED/PWM0	Multiplexed event detection and PWM0	keep floating
11	V <sub>CC</sub>	External power supply	keep floating
12	HPD	Hard power down	keep floating
13	GND	Ground	connect to GND
14	V <sub>OUT</sub>	Energy harvesting voltage output	keep floating
15	N.C.	not connected	keep floating
16	LB	Antenna connection	keep floating



#### Table 5. Pin description for SO8

Pin	Symbol	Description	When unused
1	GND	Ground	connect to GND
2	LA	Antenna connection	keep floating
3	LB	Antenna connection	keep floating
4	GND	Ground	connect to GND
5	GPIO1/PWM1	Multiplexed GPIO1 and PWM1	keep floating
6	GPIO0/PWM0	Multiplexed GPIO0 and PWM0	keep floating
7	ED/PWM0	Multiplexed event detection and PWM0	keep floating
8	V <sub>CC</sub>	External power supply	keep floating

# 8 Functional description

## 8.1 Memory Organization

#### 8.1.1 General

The entire memory is divided into three different parts:

- User memory
  - This part of the memory is intended to be used to store user data. It is organized in blocks of 4 bytes each (see <u>Section 8.1.2</u>).
  - According to NFC Forum Type 5 Tag Specification, EEPROM block 0 contains the Capability Container directly followed by the NDEF Message TLV. If NTAG 5 switch is used in a proprietary way, any user data may be stored in the user memory. Direct read/write access with the standard READ BLOCK and WRITE BLOCK commands (see Section 8.2.3.4) to this part of the memory is possible depending on the related security and write protection conditions.
  - 16-bit counter

The last block of the EEPROM memory contains the 16-bit counter and the counter protection flag (see <u>Section 8.1.2.1</u>).

- Configuration area
  - Within this part of the memory all configuration options are stored (see <u>Section 8.1.3</u>). This memory area can only be accessed with the READ CONFIG (see <u>Section 8.2.3.2.1</u>) or WRITE CONFIG (see <u>Section 8.2.3.2.2</u>) commands.
  - The configuration area contains required security-related information, such as access
    passwords with related privileges, headers, customer ID (CID), originality signature
    and many more which will be loaded at power-on reset.
  - Access to configuration blocks may be blocked at all or password protected with related configuration bits.
  - All session registers are accessible in the configuration area as long as not locked by LOCK\_SESSION\_REG. These configuration items can be changed on the fly and have immediate effect, but get lost after power-on reset.

WARNING: The content of bytes and bits defined as RFU SHALL NOT be changed.

#### 8.1.2 User memory

According to NFC Forum Type 5 Tag Specification, the user accessible EEPROM memory is divided into blocks. A block is the smallest access unit. For NTAG 5 switch, each block consists of 4 bytes (1 block = 32 bits). Bit 0 in each byte represents the least significant bit (lsb) and bit 7 the most significant bit (msb), respectively.

The last block contains the 16-bit counter (see <u>Section 8.1.2.1</u>).

NTAG 5 switch offers 512 bytes (4096 bits) of user memory.

#### Table 6. User memory organization

Block	Address	Byte 0	Byte 1	Byte 2	Byte 3	Description
NFC		(LSB)	Byter	Dyte 2	(MSB)	
00h			Capability	Container		or user memory
01h		User Memory				

© NXP B.V. 2020. All rights reserved

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	Description
NFC		(LSB)	Byter	Dyte 2	(MSB)	
:						
7Eh						
7Fh		C0	C1	00h	PROT	Counter

User data at delivery contains an NFC Forum-compliant capability container and an NDEF message containing the URL www.nxp.com/nfc. First 6 blocks are initialized as illustrated in below table. The counter block is initialized with all 00h. Content of the rest of the user memory is undefined and contains random (rnd) data at delivery.

Block Address		Byte 0	Byte 1	Byte 2	2 Puto 2	
NFC		Byte	Byte	Byte 2	Byte 3	
00h		E1h	40h	20h	09h	
01h		03h	10h	D1h	01h	
02h		0Ch	55h	01h	6Eh	
03h		78h	70h	2Eh	63h	
04h		6Fh	6Dh	2Fh	6Eh	
05h		66h	63h	FEh	00h	
06h		rnd	rnd	rnd	rnd	
		rnd	rnd	rnd	rnd	
7Fh		00h	00h	00h	00h	

#### Table 7. Memory content at delivery

#### 16-bit counter 8.1.2.1

Last Block of the user memory contains the 16-bit counter. The block can be accessed with the standard read and write commands but special data format is required.

The standard protection conditions for the user memory are not valid for the counter block.

Counter block can only be accessed from NFC perspective.

The 16-bit counter can be

- · preset to initial start value protected with the write password
- read
- · increased by one, optionally protected with the read password

The counter can be read with an (EXTENDED) READ SINGLE BLOCK to the last block or (EXTENDED) READ MULTIPLE BLOCK command including the last block. The 4 byte data of the counter block provide the following information in Table 8.

Table 8.	COUNTER	<b>BLOCK</b> of	data	structure
----------	---------	-----------------	------	-----------

Byte	Name	Value	Description
0	C0 (LSB)	00h - FFh	Counter value
1	C1 (MSB)	00h - FFh	

## **NXP Semiconductors**

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Byte	Name	Value	Description
2	-	00h	RFU
2	3 PROT	00h	Incrementing of the counter value is not protected
5		01h	Incrementing of the counter value is protected with the read password

The counter can be preset to a start value with an (EXTENDED) WRITE SINGLE BLOCK command to counter block. The counter can only be preset to a start value after a SET PASSWORD command with the write password.

The PROT byte (data byte 3) value defines if the protection to increment the counter is enabled or disabled. If the protection is enabled, the read password is required to increment the counter value.

The data for the (EXTENDED) WRITE SINGLE BLOCK command to preset the counter is defined in <u>Table 9</u>.

**Remark:** A Preset counter value of 0x0001 is not possible, a (EXTENDED) WRITE SINGLE BLOCK command with that value will only increment the counter.

Table 9.	Table 9. Preset counter data structure					
Byte	Name	Value	Description			
0	C0	00h, 02h - FFh (LSB)	– Counter value			
1	C1	00h - FFh (MSB)				
2	-	00h	RFU			
3	PROT	00h	Disable the protection to increment the counter			
		01h	Enable the protection to increment the counter with read password			

To increment the counter by one with a (EXTENDED) WRITE SINGLE BLOCK command to counter block. If the protection to increment the counter is enabled, a SET PASSWORD command with the read password is required before.

The data for the (EXTENDED) WRITE SINGLE BLOCK command to increment the counter is defined in <u>Table 10</u>.

**Remark:** The counter can only be incremented with the C0 and C1 values defined in Table 10. Other values than that preset the counter if a SET PASSWORD command with the write password or leads to an error message.

Table 10.	Increment c	counter data	structure
-----------	-------------	--------------	-----------

Byte	Name	Value	Description
0	C0	01h (LSB)	Value to increment the counter
1	C1	00h (MSB)	
2	-	00h	RFU
3	-	00h	RFU

#### 8.1.3 Configuration Memory

The configuration memory contains the security and configuration information. Access to this memory area is only possible with WRITE CONFIG (see <u>Section 8.2.3.2.2</u>) and READ CONFIG (see <u>Section 8.2.3.2.1</u>) commands depending on the initialization status.

Writing to blocks with only RFU bytes is not possible and results in error code 0Fh. Reading complete RFU blocks results in receiving all bytes 00h.

Changing RFU bytes and bits is not allowed and may result in unintended behavior.

Different features can be configured with CONFIG bits. Similar to all other configuration options, the effect does not take place in the current session. The effect takes place after POR. If immediate change is expected, related session register bytes or bits need to be used (see <u>Section 8.1.4</u>).

To which section each block belongs is defined in first column (Sec.). Sections might be locked by setting related bit to 1b (see <u>Section 8.1.3.21</u>).

0	Block A	Address	Derte 0	Byte 1	Byte 2	Desta 0	Description	
Sec.	NFC		Byte 0			Byte 3		
0 0	00h 		(	ORIGINALITY_	SIGNATURE		32 byte Originality Signature	
0	07h						(see <u>Section 8.1.3.1</u> )	
0	08h		СН		RFU		Configuration Header (see <u>Section 8.1.3.2</u> )	
0	09h		CI	)	RF	Ū	Customer ID (see Section 8.1.3.3)	
N/A	0Ah			RF	J			
N/A	0Bh							
0	0Ch		RFU	NFC_GCH	RFU		NFC Global Crypto Header (see Section 8.1.3.4)	
0	0Dh		RFU	NFC_CCH	RFU		NFC Crypto Configuration Header (see <u>Section 8.1.3.5</u> )	
0	0Eh		NFC_AUT	NFC_AUTH_LIMIT RFU				
N/A	0Fh							
N/A				RF	J			
N/A	1Fh							
0	20h		NFC_PWD_0			Read Password (see Section 8.1.3.7)		
0	21h		NFC_PWD_1				Write Password (see Section 8.1.3.7)	
TP5210			All informa	tion provided in this documen	t is subject to legal disclaimer	3.	© NXP B.V. 2020. All rights reserve	

Table 11. Configuration Memory organization

14 / 86

# **NXP Semiconductors**

# NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Sec.	Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	Description
	NFC						
0	22h			NFC_P	ND_2		Privacy Password (see <u>Section 8.1.3.7</u> )
0	23h			NFC_P	WD_3		Destroy Password (see <u>Section 8.1.3.7</u> )
0	24h			NFC_P	ND_4		EAS/AFI Password (see <u>Section 8.1.3.7</u> )
0	25h			NFC_P	WD_5		Restricted AREA_1 Read Password (see <u>Section 8.1.3.7</u> )
0	26h			NFC_P	WD_6		Restricted AREA_1 Write Password (see Section 8.1.3.7)
N/A	27h						
N/A				RF	U		
N/A	36h						
2	37h		CONFIG				Feature Configuration (see <u>Section 8.1.3.8</u> )
N/A	38h						
3	39h		PWM_GPIO	PWM and GPIO Configuration (see <u>Section 8.1.3.9</u> )			
3	3Ah			PWM1 Configuration (see <u>Section 8.1.3.10</u> )			
3	3Bh			PWM1_O	N_OFF		PWM1 Configuration (see <u>Section 8.1.3.10</u> )
N/A	3Ch			RF	U		
3	3Dh		EH_CONF	RFU	ED_CONF	RFU	Energy Harvesting (see <u>Section 8.1.3.11</u> ) and Event Detection Pin (see <u>Section 8.1.3.12</u> ) Configuration
N/A	3Eh						
3	3Fh		RFU	CONF_ PROT	PP_AREA_1		Configuration Protection (see <u>Section 8.1.3.13</u> ) AREA_1 Protection Pointer (see <u>Section 8.1.3.14</u> )
N/A	40h			RF	U		

NTP5210 Product data sheet COMPANY PUBLIC © NXP B.V. 2020. All rights reserved.

# **NXP Semiconductors**

# NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

0	Block Address			Deter			Description
Sec.	NFC		Byte 0	Byte 1 Byte 2 Byte 3		Description	
N/A							
N/A	54h						
4	55h		AFI		RFU		Application Family Identifier (see <u>Section 8.2.3.6.1</u> )
4	56h		DSFID		RFU		DSFID (see Section 8.1.3.16)
4	57h		EAS_	ID	RF	Ū	EAS ID (see Section 8.1.3.17)
4	58h		PP_AREA_0H	NFC_PPC RFU		NFC Protection Pointer (see <u>Section 8.1.3.18</u> ) and NFC Protection Pointer Conditions (see <u>Section 8.1.3.19</u> )	
N/A	59h						
N/A				RF	J		
N/A	69h						
5	6Ah						NFC Lock block
5			NFC_LOCK	_BLOCK	RF	Ū	configuration (see
5	71h		_				<u>Section 8.5.1</u> )
N/A	72h						
N/A				RFU			
N/A	91h						
8	92h		NFC_	NFC_			NFC section lock
8	93h		LOCK	SECTION_ RFU LOCK			bytes (see <u>Table 53</u> )
N/A	94h						
N/A				RF	J		
N/A	9Fh						

#### 8.1.3.1 Originality Signature

The Originality signature (see <u>Section 8.6</u>) is stored in first 8 blocks (block 00h to block 07h) of configuration memory and may be verified by the NFC device using the corresponding ECC public key. As the NXP originality signature is on default not locked, it may be re-programmed by the customer. If the originality check is not needed, it may even be used as additional 32 byte user EEPROM.

Block A	ddress	Byte 0	Puto 4	Dute 2	Byte 3
NFC		Byte	Byte 1	Byte 2	Dyte 5
00h		SIG0 (LSB)	SIG1	SIG2	SIG3
01h		SIG4	SIG5	SIG6	SIG7
02h		SIG8	SIG9	SIG10	SIG11
03h		SIG12	SIG13	SIG14	SIG15
04h		SIG16	SIG17	SIG18	SIG19
05h		SIG20	SIG21	SIG22	SIG23
06h		SIG24	SIG25	SIG26	SIG27
07h		SIG28	SIG29	SIG30	SIG31 (MSB)

#### Table 12. 32 Byte Originality Signature

#### 8.1.3.2 Configuration Header

The Configuration Header (CH) byte defines the access conditions of both, Customer ID and Originality Signature.

#### Table 13. Configuration Header (CH) location

Block Address		Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte U	Byter	Byte 2	Byte 5
08h		СН	RFU		

Configuration Header byte can be read with READ CONFIG command (see <u>Section 8.2.3.2.1</u>) and written with WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>). Once locked (set to E7h), CH byte cannot be updated anymore and Originality Signature and Customer ID gets locked permanently.

#### Table 14. Configuration Header Codes

Value	Mode	Write Access
81h	Writeable (default)	Yes
E7h	Locked	No
All others	Invalid	No

#### 8.1.3.3 Customer ID (CID)

The Customer ID at delivery is C000h and can be reprogrammed and locked. It might be used to identify the product.

The two most significant bits (b7 and b6 of CID (MSB)) are always equal to 11b. Only CID[13-0] may be written by customer. Note, that other values of the two most significant bits are RFU.

When the CID is written with WRITE CONFIG command, the 2 most significant bits are always set to 11b. The input CID in WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>) is bit wise ORed with C000h.

Example: When setting CID to 10AAh, resulting customer-specific CID is D0AAh.

#### Table 15. Customer ID (CID) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC				Byte 2	
09h		CID (LSB)	CID (MSB)	RFU	

The CID can be permanently locked by setting the Configuration Header to Locked state (see <u>Table 14</u>) using WRITE CONFIG command. Note, that Originality Signature gets locked, too.

#### 8.1.3.4 NFC Global Crypto Header

The NFC Global Crypto Header (NFC\_GCH) defines the status and access of the

• NFC passwords

As long as not locked by the RF section lock, the NFC Global Crypto Header can be written with WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>). The programming of NFC Global Crypto Header can be done in only one direction from lower state to higher and it is irreversible.

Once locked (as per table below), GCH cannot be updated anymore.

#### Table 16. NFC Global Crypto Header (GCH) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte		Dyte 2	
0Ch		RFU	NFC_GCH	RFU	

#### Table 17. Global Crypto Header Configuration

Value	Status	Description
81h	Writable (default)	The NFC passwords can be read and written with the READ CONFIG and WRITE CONFIG commands.
E7h	Locked	The NFC passwords cannot be read and written with the READ CONFIG and WRITE CONFIG commands.
all others	Invalid	

#### 8.1.3.5 NFC Crypto Configuration Header

The value of the NFC Crypto Configuration Header (NFC\_CCH) locks the NFC Authentication Limit to the defined value and can only be changed after authentication. NFC\_CCH can be written by using the WRITE CONFIGURATION command (see Section 8.2.3.2.2).

#### Table 18. Crypto Configuration Header (CCH) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC			Dyter	Dyte 2	Dyte 5
0Dh		RFU	NFC_CCH	RFU	

Value	Mode	Write Access
81h	Unlocked (default)	Authentication limit can be modified.
E7h	Locked	Authentication limit is locked and can only be modified after authenticating with the write password. In 64-bit password mode both, the read and write password are required, depending on the used security level.
All others	Invalid	

Table 19. Crypto Configuration Header Values

#### 8.1.3.6 NFC Authentication Limit Counter

NTAG 5 switch implements the NFC Authentication Limit in counting negative Password Authentication attempts with the SET PASSWORD command, except for the Privacy password. The counter will be reset automatically to zero after a successful authentication.

#### Table 20. NFC Authentication Limit Counter (NFC\_AUTH\_LIMIT) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Byte	Byter	Dyte 2	Byte 5	
0Eh		NFC_AUTH_ LIMIT (LSB)	NFC_AUTH_ LIMIT (MSB)	RI	=U	

Byte 0 of Block 0Eh is LSB and Byte 1 is MSB of the NFC Authentication Limit counter value.

The Authentication limit is enabled with the most significant bit of Byte 1 is set to 1b. The remaining 15 bits of NFC\_AUTH\_LIMIT are defining the preset value.

T Counter can be written with a WRITE CONFIG command (see Section 8.2.3.2.2) if

- the Crypto Config Header is not set to "Locked" and NFC Global Crypto Header is not set to "Locked", or
- a valid SET\_PASSWORD command with the write password has been executed before. In 64-bit password mode, both read and write passwords are required.

Examples:

- 8000h enables and presets the authentication limit to 0, which means the maximum number of authentications (32767) before a preset is required again
- F000h enables and presets the authentication limit to 28672

If the NFC authentication limit counter reaches FFFFh, then SET\_PASSWORD command is permanently locked. No further authentication is possible.

**Remark:** The absolute maximum authentication limit value is FFFEh before a is required, otherwise the authentication is irreversibly locked (no longer available).

#### 8.1.3.7 Passwords

The passwords are stored in the configuration memory.

Default password bytes of Privacy and Destroy password are all 0Fh, Read, Write and EAS/AFI password bytes have a default value of all 00h.

The usage of passwords, read and write access to passwords depends upon NFC Global Crypto Header settings.

# NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

#### Table 21. Plain Password location

Block Address		Byte 0	Puto 1	Puto 2	Puto 2	Description	
NFC		Byte u	Byte 1	Byte 2	Byte 3	Description	
20h		NFC_PWD0_ 0 (LSB)	NFC_PWD0_1	NFC_PWD0_2	NFC_PWD0_ 3 (MSB)	Read Password	
21h		NFC_PWD1_ 0 (LSB)	NFC_PWD1_1	NFC_PWD1_2	NFC_PWD1_ 3 (MSB)	Write Password	
22h		NFC_PWD2_ 0 (LSB)	NFC_PWD2_1	NFC_PWD2_2	NFC_PWD2_ 3 (MSB)	Privacy Password	
23h		NFC_PWD3_ 0 (LSB)	NFC_PWD3_1	NFC_PWD3_2	NFC_PWD3_ 3 (MSB)	Destroy Password	
24h		NFC_PWD4_ 0 (LSB)	NFC_PWD4_1	NFC_PWD4_2	NFC_PWD4_ 3 (MSB)	EAS/AFI Password	
25h		NFC_PWD5_ 0 (LSB)	NFC_PWD5_1	NFC_PWD5_2	NFC_PWD5_ 3 (MSB)	AREA_1 Read Password	
26h		NFC_PWD6_ 0 (LSB)	NFC_PWD6_1	NFC_PWD6_2	NFC_PWD6_ 3 (MSB)	AREA_1 Write Password	

#### 8.1.3.8 Configuration

Different features can be configured with CONFIG bits. The effect does not take place in the current session. The effect takes place after POR. All config bits can be read and written.

 Table 22. Configuration Bytes Location (CONFIG)

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte	Byte	Dyte 2	Byte 5
37h		CONFIG_0	CONFIG_1	CONFIG_2	RFU

On POR, all CONFIG bits are copied to CONFIG\_REG (see Section 8.1.4.2).

	configuration Definition (CONFIG_0)			
Bit	Name	Value	Description	
7	RFU	0b		
6 to 4	RFU	0b		
3		00b	RFU	
3		01b	01b	- KFU
2	EH_MODE	10b	Energy harvesting optimized for low field strength (default)	
		11b	Energy harvesting optimized for high field strength	
1		0b	NFC Write access to all session register (default)	
I	LOCK_SESSION_REG	1b	No NFC write access to session registers A3h to A7h	
		0b	Normal Operation Mode (Default)	
0	0 AUTO_STANDBY_MODE_EN		IC enters standby mode after boot if there is no RF field present automatically.	

## Table 23. Configuration Definition (CONFIG\_0)

Table 24. C	onfiguration Definition (CONFIG_1)		
Bit	Name	Value	Description
7	RFU	0b	
6	RFU	0b	
5		00b	RFU
5		01b	RFU
	HOST_IF	10b	GPIO/PWM (default)
4		11b	All host interface functionality disabled and pads are in 3-state mode
3 to 0	RFU	0000b	

#### Table 25. Configuration Definition (CONFIG\_2)

Bit	Name	Value	Description
7		00b	Receiver disabled
1	GPIO1 IN	01b	Plain input with weak pull-up
6		10b	Plain input
0		11b	Plain input with weak pull-down (Default)
5		00b	Receiver disabled (Default)
5	GPIO0 IN	01b	Plain input with weak pull-up
4		10b	Plain input
4		11b	Plain input with weak pull-down (Default)
3	EXTENDED_COMMANDS_	0b	Extended commands are disabled (Default)
5	SUPPORTED	1b	Extended commands are supported
2	LOCK_BLOCK_	0b	Lock block commands are disabled
2	COMMAND_SUPPORTED	1b	Lock block commands are supported (Default)
1	GPIO1 SLEW RATE	0b	Low Speed GPIO
I	GPIOT_SLEW_RATE	1b	High Speed GPIO (Default)
0	GPIO0 SLEW RATE	0b	Low Speed GPIO
U		1b	High Speed GPIO (Default)

#### 8.1.3.9 Pulse Width Modulation and GPIO Configuration

These configuration bytes define the various configuration bits for GPIO/PWM use case (see <u>Section 8.1.3.8</u>). All features can be configured from NFC perspective. For details refer to Section 8.3.2 and Section 8.3.3.

Table 26.	<b>PWM and GPIO</b>	<b>Configuration Location</b>	(PWM	_GPIO_	CONFIG)
-----------	---------------------	-------------------------------	------	--------	---------

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte	Dyter	Dyte 2	Dyte 5
39h		PWM_GPIO_ CONFIG_0	PWM_GPIO_ CONFIG_1	RFL	J

NTP5210
Product data sheet
COMPANY PUBLIC

Bit	Name	Value	Description
7		0b	Output status on pad is LOW (default)
1	GPIO1_OUT_STATUS	1b	Output status on pad is HIGH
6	GPIO0_OUT_STATUS	0b	Output status on pad is LOW (default)
0	GF100_001_31A103	1b	Output status on pad is HIGH
5 to 4	RFU	00b	
3		0b	Output (Default)
3	GPIO1	1b	Input
2	GPIO0	0b	Output (Default)
2	Griou	1b	Input
1	1 GPIO1_PWM1	0b	GPIO (Default)
I		1b	PWM
0		0b	GPIO (Default)
0	GPIO0_PWM0	1b	PWM

#### Table 27. PWM and GPIO Configuration Definition (PWM\_GPIO\_CONFIG\_0)

#### Table 28. PWM and GPIO Configuration Definition (PWM\_GPIO\_CONFIG\_1 and PWM\_GPIO\_CONFIG\_1\_REG)

Bit	Name	Value	Description
7	PWM1_PRESCALE	00b	Pre-scalar configuration for PWM1 channel
6	_		(default 00b)
5	PWM0 PRESCALE	00b	Pre-scalar configuration for PWM0 channel
4		000	(default 00b)
3		00b	6-bit resolution (default)
0	PWM1 RESOLUTION CONF	01b	8-bit resolution
2		10b	10-bit resolution
2		11b	12-bit resolution
1		00b	6-bit resolution (default)
·	PWM0 RESOLUTION CONF	01b	8-bit resolution
0		10b	10-bit resolution
0		11b	12-bit resolution

# 8.1.3.10 Pulse Width Modulation Duty Cycle settings

Details can be found in PWM Mode section (see <u>Section 8.3.3</u>).

Block Address		Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Dyte v	Dyte	Dyte 2	byte s	
3Ah		PWM0_ON (LSB)	PWM0_ON (MSB)	PWM0_OFF (LSB)	PWM0_OFF (MSB)	
3Bh		PWM1_ON (LSB)	PWM1_ON (MSB)	PWM1_OFF (LSB)	PWM1_OFF (MSB)	

#### Table 29. Pulse Width Modulation Duty Cycle Configuration Location (PWMx\_ON and PWMx\_OFF)

#### Table 30. Pulse Width Modulation Duty Cycle Session Register Location (PWMx\_ON and PWMx\_OFF)

Bloc	k Address	Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Byte	Byter	Dyte 2	Byte 5	
A4h		PWM0_ON_ REG (LSB)	PWM0_ON_ REG (MSB)	PWM0_OFF_REG (LSB)	PWM0_OFF_ REG (MSB)	
A5h		PWM1_ON_ REG (LSB)	PWM1_ON_ REG (MSB)	PWM1_OFF_REG (LSB)	PWM1_OFF_ REG (MSB)	

#### Table 31. Pulse Width Modulatin ON time Configuration Definition (PWMx\_ON and PWMx\_ON\_REG)

Bit	Name	Default Value	Description
7 to 4	RFU	all 0b	
3 to 0	PWMx_ON (MSB)	all 0b	coded time PWM channel x output will be asserted HIGH
7 to 0	PWMx_ON (LSB)	all 0b	

#### Table 32. Pulse Width Modulation OFF time Configuration Definition (PWMx\_OFF and PWMx\_OFF\_REG)

Bit	Name	Default Value	Description
7 to 4	RFU	all 0b	
3 to 0	PWMx_OFF (MSB)	all 0b	coded time PWM channel x output will be asserted LOW
7 to 0	PWMx_OFF (LSB)	all 0b	

PWM on and off times are coded by using maximum 12 bits. To code for example, PWM0\_ON as 0123h, PWM0\_ON (LSB) is set to 23h, and PWM0\_ON (MSB) is set to 01h.

#### 8.1.3.11 Energy harvesting settings

Energy harvesting configuration controls the behavior of the energy harvesting output pin. If DISABLE\_POWER\_CHECK is 0b and energy harvesting is enabled with EH\_ENABLE is 1b, only when the applied field strength is sufficient to generate configured minimum output load current (EH\_IOUT\_SEL) and voltage (EH\_VOUT\_SEL), the energy harvesting output is enabled.

If energy harvesting will be enabled during the session with register bits, EH\_IOUT\_SEL and EH\_VOUT\_SEL define the needed output power. However, DISABLE\_POWER\_CHECK and EH\_ENABLE bits need to be set to 0b in this case.

Details can be found in energy harvesting section (see Section 8.4).

#### Table 33. Energy harvesting Configuration Location (EH\_CONFIG)

Block Address		Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Byte 0	Dyter	Dyte 2	Byte 5	
3Dh		EH_CONFIG	RFU	ED_CONFIG	RFU	

#### Table 34. Energy harvesting Configuration Value Definition (EH\_CONFIG)

Bit	Name	Value	Description
7	RFU		
6		000b	>0.4 mA (Default)
		001b	>0.6 mA
		010b	>1.4 mA
5	EH_VOUT_I_SEL	011b	>2.7 mA
		100b	>4.0 mA
		101b	>6.5 mA
4		110b	>9.0 mA
		111b	>12.5 mA
3	DISABLE_ POWER_CHECK	0b	Only if sufficient power can be harvested, VOUT will be enabled (default)
3		1b	Power level will not be checked, VOUT will be enabled immediately after startup
2		00b	1.8 V (Default)
		01b	2.4 V
1	EH_VOUT_V_SEL	10b	3 V
		11b	RFU
0	EH ENABLE	0b	Energy harvesting disabled (default)
		1b	Energy harvesting enabled

#### 8.1.3.12 Event Detection Pin Configuration Settings

Event detection and field detection functionality define the behavior of the active low ED pin depending on various events. As this pin is an open-drain active low implementation, ED pin state ON means that signal is LOW and OFF means that signal is HIGH. More details can be found in ED section (see <u>Section 8.3.1</u>).

#### Table 35. Event Detection Configuration Location (ED\_CONFIG)

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Byte 0	Dyter	Dyte 2	byte 5	
3Dh		EH_CONFIG	RFU	ED_CONFIG	RFU	

#### Table 36. Event Detection Configuration Register Location (ED\_CONFIG\_REG)

Block Address		Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte 0	Dyte i	Byte 2	Byte 5
A8h		ED_COFIG_REG	RFU		

#### Table 37. Event Detection Definition (ED\_CONFIG and ED\_CONFIG\_REG)

Bit	Name	Value	ED pin state	Description
7 to 4	RFU	0000b	N/A	
3 to 0	Disable ED	0000b	OFF	Event detection pin disabled (default)
	NEC Field detect	0001b	ON	NFC field present
	NFC Field detect	000	OFF	NFC field absent
	PWM	00106	ON	Pulse width modulation signal during OFF period
	PVVIVI	0010b	OFF	Pulse width modulation signal during On period
	DELL	00111	ON	
	RFU	0011b	OFF	
	DELL	04001	ON	
	RFU	0100b	OFF	
	DELL	04041	ON	
	RFU	0101b	OFF	
	NDEF Message TLV Length	0.1.1.01	ON	Length byte(block 1, byte 1) is not ZERO
		0110b	OFF	Length byte (block 1, byte1) is ZERO
		0111b	ON	IC is NOT in standby mode
	Stand-by mode		OFF	IC is in standby mode
	WRITE command	40001	ON	Start of programming cycle during WRITE comman
	indication	1000b	OFF	Start of response to WRITE command or NFC off
			ON	Start of read cycle during READ command
	READ command indication	1001b	OFF	<ul><li>End of read access, or</li><li>NFC off</li></ul>
			ON	Start of (any) command
	Start of command indication	1010b	OFF	<ul><li>End of response to command, or</li><li>NFC off</li></ul>
	DELL	40441	ON	
	RFU	1011b	OFF	
	DELL	4400	ON	
	RFU	1100b	OFF	
			ON	1101b written to ED_CONFIG
	Software Interrupt	1101b	OFF	Event needs to be cleared by setting b0 of ED_ RESET_REG to 1b

NTP5210 Product data sheet COMPANY PUBLIC

25 / 86

# **NXP Semiconductors**

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Bit	Name	Value	ED pin state	Description
	RFU	1110b	N/A	
	RFU	1111b	N/A	

#### Table 38. Event Detection Clear Register Location (ED\_INTR\_CLEAR\_REG)

Block Address		Byte 0	Byte 1	Byte 2	Byte 3
NFC		byte v	Dyter	Dyte 2	Dyte 5
ABh		ED_INTR_ CLEAR_REG		RFU	

#### Table 39. Event Detection Clear Register (ED\_INTR\_CLEAR\_REG)

Bit	Name	Value	Description
7 to 1	RFU	all 0b	
0	ED_INTR_CLEAR	1b	write 1b to release ED pin

ED pin is cleared i.e. released when writing 01h to the ED clear register. The bit gets automatically cleared after clearing the ED pin.

#### 8.1.3.13 Configuration Protection

Access to Configuration Area can be controlled with CONFIG\_PROT byte.

# Table 40. Configuration Byte location Block Address Byte 0 Byte 1 Byte 2 Byte 3 NFC 3Fh RFU CONF\_PROT PP\_AREA\_1 (LSB) PP\_AREA\_1 (MSB)

#### Table 41. Configuration Protection (CONF\_PROT)

Bit	Name	Value	Description
7 to 2	RFU	all 0b	
1	NFC CONFIG W	0b	Configuration area is not write protected (Default)
I		1b	Configuration area is write protected
0	NFC_CONFIG_R	0b	Configuration area is not read protected (Default)
0		1b	Configuration area is read protected

#### 8.1.3.14 Restricted AREA\_1 Pointer

The AREA\_1 Pointer (PP\_AREA\_1) can be configured by directly writing PP\_AREA\_1 byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>). The default value is FFFFh.

Block Address	Byte 0	Byte 1	Byte 2	Byte 3
NFC	Byte U	byte i	Dyte 2	
3Fh	RFU	CONF_PROT	PP_AREA_1 (LSB)	PP_AREA_1 (MSB)

#### Table 42. Restricted AREA\_1 Pointer location

In below example, NFC protection pointer (PP\_AREA\_0H) is set to 50h and PP\_AREA\_1 is set to 0060h, e.g. PP\_AREA\_1 (LSB) is 60h and PP\_AREA\_1 (MSB) is 00h.

 Table 43. Memory organization example

Block	Byte 0	Byte 1	Byte 2	Byte 3	Description
0000h					
0001h					
0002h					AREA_0-L
004Fh					
0050h					
0051h					AREA_0-H
005Fh					
0060h					
0061h					AREA_1
007Eh					
007Fh	C0	C1	00h	PROT	Counter

#### 8.1.3.15 Application Family Identifier

The Application Family Identifier (AFI) represents the type of application targeted by the device and is used to extract from all the ICs present only the ICs meeting the required application criteria.

AFI can be configured using WRITE AFI command (see <u>Section 8.2.3.6.1</u>) or directly writing AFI byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>).

Default value of AFI is 00h.

#### Table 44. Application Family Identifier (AFI) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC	NFC	Byte	Dyte i	byte 2	Byte 5
55h		AFI		RFU	

#### 8.1.3.16 Data Storage Format Identifier

The Data Storage Format Identifier may indicate how the data is structured in the VICC memory. If not used, this byte shall be set to 00h, which is the default value.

NTP5210
Product data sheet
COMPANY PUBLIC

The Data Storage Format Identifier (DSFID) can be configured using WRITE DSFID command (see <u>Section 8.2.3.6.3</u>) or directly writing DSFID byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>).

#### Table 45. Data Storage Format Identifier (DSFID) location

Block A	ddress	Byte 0	Buto 1	Byte 1 Byte 2	Byte 3	
NFC		Byte	Dyte I			
56h		DSFID	RFU			

#### 8.1.3.17 Electronic Article Surveillance ID

The Electronic Article Surveillance ID (EAS ID) can be configured using WRITE EAS ID (see <u>Section 8.2.3.6.10</u>) command or directly writing EAS\_ID byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>).

Default value of EAS\_ID is 0000h.

#### Table 46. Electronic Article Surveillance ID (EASID) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Dyte u	Dyter	Dyte 2	Byte 5
57h		EAS_ID (LSB)	EAS_ID (MSB)	RFU	

#### 8.1.3.18 NFC Protection Pointer

The NFC Protection Pointer (PP\_AREA\_0H) can be configured using PROTECT PAGE command (see <u>Section 8.2.3.3.6</u>) or directly writing PP\_AREA\_0H byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>).

Default value is FFh.

#### Table 47. NFC Protection Pointer (NFC PP) location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte	Byter	Dyte 2	
58h		PP_AREA_0H	NFC_PPC	RFU	RFU

In below example, NFC protection pointer is set to 50h. PP\_AREA\_1 is out side of the EEPROM area in this example.

#### Table 48. Memory organization example

Block	Byte 0	Byte 1	Byte 2	Byte 3	Description
0000h					
0001h					
0002h					AREA_0-L
004Fh					_
0050h					
0051h					AREA_0-H
					]

Block	Byte 0	Byte 1	Byte 2	Byte 3	Description
007Eh					
007Fh	C0	C1	00h	PROT	Counter

#### 8.1.3.19 NFC Protection Pointer Conditions

The NFC Protection Pointer Conditions (NFC PPC) can be configured using PROTECT PAGE command (see <u>Section 8.2.3.3.6</u>) or directly writing NFC\_PPC byte to configuration memory using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>) as defined in table below.

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Dyte o	Dyte	Dyte 2	Dyte 5	
58h		PP_AREA_0H	NFC_PPC	RFU	RFU	

#### Table 50. NFC Protection Pointer Configuration (NFC\_PPC)

Bit	Name	Value	Description
7	RFU	0b	
6	RFU	0b	
5	Write AREA 0 H	0b	AREA_0-H is not write protected (Default)
5	WITE AREA_0_11	1b	AREA_0-H is write protected
4	Read AREA_0_H	0b	AREA_0-H is not read protected (Default)
4		1b	AREA_0-H is read protected
3	RFU	0b	
2	RFU	0b	
1	Write AREA_0_L	0b	AREA_0-L is not write protected (Default)
		1b	AREA_0-L is write protected
0	Read AREA_0_L	0b	AREA_0-L is not read protected (Default)
0		1b	AREA_0-L is read protected

#### 8.1.3.20 NFC Lock Bytes

User blocks can be blocked from writing by the NFC interface. These bits are one time programmable. Once written to 1b, they cannot be changed back to 0b. Each bit locks one block of user memory area (e.g., bit 0 of byte 0 locks block 0). These bytes can be written by NFC. The access to these bytes for the particular interface can be restricted by configuring the device SECTION\_LOCK.

Table 51. NFC Lock Block Configuration location

Block Address	Byte 0	Byte 1	Byte 2	Byte 3	
NFC	_ Byte 0	Dyte i	Dyte 2	Byte 5	
6Ah	NFC_LOCK_BL00	NFC_LOCK_BL01	RFU	RFU	
			RFU	RFU	

NTP5210 Product data sheet COMPANY PUBLIC © NXP B.V. 2020. All rights reserved.

Block Address		Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Byte	byte i	Dyte 2	Dyte 5	
71h		NFC_LOCK_BL14	NFC_LOCK_BL15	RFU	RFU	

#### 8.1.3.21 Device Configuration Lock Bytes

Lock bits are provided to lock different sections of the configuration area. 16 bits are provided to define access conditions for different sections of the configuration area.

First column in the configuration memory table (see <u>Table 11</u>) defines the affiliated blocks of each section.

Block Address	Byte 0	Byte 1	Byte 2	Byte 3	
NFC	Byte o	Byter	Dyte 2	Dyte 5	
92h	NFC_LOCK_0	RFU			
93h	NFC_LOCK_1	RFU			

#### Table 52. Device Configuration Lock Bytes location

These lock configurations are provided to allow customer to initialize NTAG 5 switch during customer configuration from NFC interface. After the configuration is done, it is recommended to write the appropriate lock conditions and lock the device configuration bytes.

These lock bytes take the highest priority above all locks. Different section access conditions have to be chosen appropriately, so that the other interface does not change and corrupt the other interface security configuration.

If NFC\_LOCK\_0 bits are set to 1b, then the lock bytes cannot be updated and gets locked permanently.

Bit	Name	Value	Description
7	Section 7	0b	Section 7 is writable
1		1b	Section 7 is not writable
6	Section 6	0b	Section 6 is writable
0	Section 0	1b	Section 6 is not writable
5	Section 5	0b	Section 5 is writable
5	Section 5	1b	Section 5 is not writable
4	Section 4	0b	Section 4 is writable
4		1b	Section 4 is not writable
3	Section 3	0b	Section 3 is writable
5	Section 5	1b	Section 3 is not writable
2	Section 2	0b	Section 2 is writable
Z		1b	Section 2 is not writable
1	Section 1	0b	Section 1 is writable
I		1b	Section 1 is not writable
0	Section 0	0b	Section 0 is writable

#### Table 53. NFC Configuration Lock Byte 0 Definition (NFC\_LOCK\_0)

30 / 86

© NXP B.V. 2020. All rights reserved

Bit	Name	Value	Description
		1b	Section 0 is not writable

#### Table 54. NFC Configuration Lock Byte 1 Definition (NFC\_LOCK\_1)

Bit	Name	Value	Description
7	Section 8	0b	Section 8 is writable
1		1b	Section 8 is not writeable
6	Section 6	0b	Section 6 is readable
0	Section o	1b	Section 6 is not readable
5	Section 5	0b	Section 5 is readable
5	Section 5	1b	Section 5 is not readable
4	Section 4	0b	Section 4 is readable
4		1b	Section 4 is not readable
3	Section 3	0b	Section 3 is readable
5		1b	Section 3 is not readable
2	Section 2	0b	Section 2 is readable
2	Section 2	1b	Section 2 is not readable
1	Section 1	0b	Section 1 is readable
		1b	Section 1 is not readable
0	Section 0	0b	Section 0 is readable
0	Section 0	1b	Section 0 is not readable

Note: Section 8 (Device configuration lock bytes) is always readable.

In case of not readable and/or not writeable, IC responds with an error from NFC perspective, when trying to access locked sections.

#### 8.1.4 Session Registers

After POR, the content of the configuration settings (see <u>Section 8.1.3</u>) is loaded into the session register. The values of session registers can be changed during a session. Change to session registers take effect immediately, but only for the current communication session. After POR, the session registers values will again contain the configuration register values as before.

To change the default behavior, changes to the related configuration bytes are needed, but the related effect will only be visible after the next POR.

Session registers starting from block A3h until the end may be write protected with LOCK\_REGISTER bit.

Most of the parameters are defined in the configuration memory section.

# **NXP Semiconductors**

# NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

#### Table 55. Session Register Location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	Remark		
NFC		Byte 0	Byter	Byte 2	Byte 5			
A0h		STATUS_REG		RF	ΞU	Status Register (see <u>Section 8.1.4.1</u> )		
A1h			CONFIG	G_REG		Configuration (see <u>Section 8.1.4.2</u> )		
A2h			RF	U				
A3h		PWM_GPIO_C	PWM_GPIO_CONFIG_REG RFU					
A4h			PWM0_ON_OFF_REG					
A5h				PWM1 Configuration (see <u>Section 8.1.3.10</u> )				
A6h								
A7h		EH_CONFIG_REG			Energy Harvesting Configuration (see <u>Section 8.1.4.5</u> )			
A8h		ED_CONFIG_REG			Event detection functionality (see <u>Section 8.1.3.12</u> )			
A9h			RFU					
AAh		RESET_ GEN_REG	RFU			Reset Register (see <u>Section 8.1.4.7</u> )		
ABh		ED_INTR_ CLEAR_REG			Clear Event Detection (see <u>Table 38</u> )			
ACh								
ADh								
AEh			RFU					
AFh			RF	U				

#### 8.1.4.1 Status Register

Different status of NTAG 5 switch can be known by reading Status register. The status register can be read by READ\_CONFG.

Some of the registers may be cleared. Setting status bits to 1b is not possible at all.

#### Table 56. Status Register Location

Block Address		Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byte u	Dyte I	Dyte 2	byte 5
A0h		STATUS0_REG	STATUS1_REG	RFU	

o legal disclaimers. © NXP B.V. 2020. All rights reserved.

# **NXP Semiconductors**

# NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

#### Table 57. Status 0 Register

Bit	Name	Access		Value	Description	
ы	Name	NFC		value	Description	
				0b	EEPROM is not busy	
7	EEPROM_WR_BUSY	R		1b	EEPROM is busy (programming cycle ongoing)	
		EPROM_WR_ERROR R/W		0b	all data written successfully	
6	EEPROM_WR_ERROR			1b	EEPROM write error happened. This bit needs to be cleared.	
5 to 2	RFU	R		0000b		
1	VCC SUPPLY OK	R		0b	VCC supply not present	
ľ	V00_0011E1_0K			1b	VCC supply available	
0		R		0b	No NFC field present	
0	NFC_FIELD_OK	r.		1b	NFC field present	

#### Table 58. Status 1 Register

Bit	Name	Access		- Value	Description						
ы	Name	NFC	Va	aiue	Description						
7		R	Ob	b	VCC boot not done						
1	7 VCC_BOOT_OK	R	11	b	VCC boot done						
6	NFC_BOOT_OK	R	Ob	b	NFC boot not done						
0	NFC_BOOT_OK	ĸ	Ŕ	ĸ	ĸ	ĸ	11:	b	NFC boot done		
5	RFU	R	Ob	b							
5	RF0	<b>N</b>	1b	b							
4	GPIO1 IN STATUS	R	Б	D	P	D	D	P	Ob	b	GPIO_1 input is LOW
-			1b	b	GPIO_1 input is HIGH						
3			GPIO0_IN_STATUS R	Ob	b	GPIO_0 input is LOW					
5	GF100_IN_STAT05	Γ	11	b	GPIO_0 input is HIGH						
2 to 0	RFU	R	00	00b							

#### 8.1.4.2 Configuration Register

On POR all CONFIG bits (see <u>Section 8.1.3.8</u>) are copied to CONFIG\_REG. Some of these features may be changed with CONFIG\_REG bits during a session. These features are valid at once. Most of them are just read only from NFC.

#### Table 59. Configuration Register Location (CONFIG\_REG)

Block A	ddress	Byte 0	Byte 1	Bvte 2	Byte 3	
NFC		Byte 0	Dyter	Dyte 2	byte 5	
A1h		CONFIG_0_REG	RFU	CONFIG_2_REG	RFU	

#### Table 60. Configuration Definition (CONFIG\_0\_REG)

Bit	Name	Access		Value	Description
	Name	NFC		value	Description
7	RFU	R		0b	
6	RFU	R		0b	
5	RFU	R		0b	
4	RFU	R		0b	
3	RFU	R		0b	
2	RFU	R		0b	
1	RFU	R		0b	
0	AUTO_STANDBY_MODE_EN	R		0b	Normal Operation Mode
				1b	IC enters standby mode after boot if there is no RF field present automatically.

#### Table 61. Configuration Definition (CONFIG\_2\_REG)

Bit	Name	Access		Value	Description	
7				00b	Receiver disabled	
1	- GPIO1_IN	R		01b	Plain input with weak pull-up	
6				10b	Plain input	
0				11b	Plain input with weak pull-down	
5	-GPIO0_IN	R		00b	Receiver disabled	
5				01b	Plain input with weak pull-up	
4				10b	Plain input	
4				11b	Plain input with weak pull-down	
3	EXTENDED_COMMANDS_	R		0b	Extended commands are disabled	
5	SUPPORTED			1b	Extended commands are supported	
2	LOCK_BLOCK_COMMAND_ SUPPORTED	R		0b	Lock block commands are disabled	
2				1b	Lock block commands are supported	
1	GPIO1_SLEW_RATE	R		0b	Low-Speed GPIO	
				1b	High-Speed GPIO	
0	GPIO0_SLEW_RATE	R		0b	Low-Speed GPIO	
U				1b	High-Speed GPIO	

#### 8.1.4.3 Pulse Width Modulation and GPIO Configuration Register

These session register bytes define the various configurations for GPIO/PWM use case (see <u>Section 8.1.3.8</u>). IN\_STATUS bits are read only, all others maybe changed during a session. For details refer to <u>Section 8.3.2</u> and <u>Section 8.3.3</u>.

#### Table 62. PWM and GPIO Configuration Register Location (PWM\_GPIO\_CONFIG\_REG)

Block Address	Byte 0	Byte 1	Byte 2	Byte 3
NFC	Byte	Byter	Dyte 2	Byte 5
A3h	PWM_GPIO_ CONFIG_0_REG	PWM_CONFIG_ 1_REG	RF	U

#### Table 63. PWM and GPIO Configuration Register Definition (PWM\_GPIO\_CONFIG\_0\_REG)

Bit	Name	Access		Value	Description
		NFC acc.			
7	GPIO1_OUT_STATUS	R/W		0b	Output status on pad is LOW
		10,00		1b	Output status on pad is HIGH
6	GPIO0_OUT_STATUS	R/W		0b	Output status on pad is LOW
Ū		10,00		1b	Output status on pad is HIGH
5	5 GPIO1_IN_STATUS	R		0b	- Input status
5				1b	input status
4	GPIO0_IN_STATUS	R		0b	Input status
-				1b	
3	GPIO1	R/W		0b	Output
Ŭ		1000		1b	Input
2	GPIO0	R/W		0b	Output
2				1b	Input
1	GPIO1_PWM1	R/W		0b	GPIO
I				1b	PWM
0	GPIO0_PWM0	R/W		0b	GPIO
U		Γ\/ V V		1b	PWM

#### Table 64. PWM and GPIO Configuration Register Definition (PWM\_GPIO\_CONFIG\_1\_REG)

Bit	Name	Access Value NFC Acc.		Value	Description	
7	PWM1 PRESCALE	R/W	00b	Pre-scalar configuration for PWM1 channel		
6	FWMI_FRESCALE			000		
5	PWM0_PRESCALE	R/W		00b	Pre-scalar configuration for PWM0 channel	

© NXP B.V. 2020. All rights reserved.

Bit	Name	Access		Value	Description
		NFC Acc.			
4					
3	PWM1_RESOLUTION_CONF	R/W		00b	6-bit resolution
5				01b	8-bit resolution
2			-	10b	10-bit resolution
2				11b	12-bit resolution
1	PWM0_RESOLUTION_CONF	R/W		00b	6-bit resolution
I				01b	8-bit resolution
0				10b	10-bit resolution
0				11b	12-bit resolution

#### 8.1.4.4 Pulse Width Modulation Duty Cycle Register

The PWM duty cycle maybe changed during one session from NFC perspective (see <u>Section 8.1.3.10</u>).

#### 8.1.4.5 Energy Harvesting Register

Energy harvesting registers may be used to enable energy harvesting during one NFC session. In this case, EH\_ENABLE bit of EH\_CONFIG byte in block 3Dh is set to 0b. Required EH\_VOUT\_I\_SEL and EH\_VOUT\_V\_SEL need to be set in that EH\_CONFIG byte. Desired energy harvesting mode (EH\_MODE) needs to be configured in CONFIG\_0 byte of block 37h. In case of energy harvesting is enabled already during boot (EH\_ENABLE bit of EH\_CONFIG is 1b), or energy harvesting is not used at all, this register byte gives no information.

Setting EH\_TRIGGER to 1b is needed to trigger power detection.

Polling for bit EH\_LOAD\_OK should be used to check, if sufficient energy is available. Only if EH\_LOAD\_OK = 1b, energy harvesting may be enabled via session registers by writing 09h to this byte.

Details can be found in energy harvesting section (see <u>Section 8.4</u>).

#### Table 65. Energy Harvesting Configuration Register Location (EH\_CONFIG\_REG)

Block Address		Byte 0	Byte 1	Byte 2	Byte 3
NFC		Byle U	Byter	Byte 2	Dyte 5
A7h		EH_COFIG_REG		RFU	

		Acc	ess	
Bit	Name	NFC Acc.	Value	Description
			Ob	Field is not sufficient to provied configured power on $V_{OUT}$ . Do not enable energy harvesting.
7	EH_LOAD_OK	R	1b	Minimum desired energy available. V <sub>OUT</sub> may be enabled. As soon as EH_ENABLE is set to 1b, this bit gets cleared automatically.
6 to 4	RFU	R		
3	EH_TRIGGER	R/W	Ob	When reading, this byte this bit is RFU and the value is undefined and may be 0b or 1b.
			1b	When writing to this byte, this bit needs to be set to 1b always
2 to 1	RFU	R		
0		R/W	Ob	Energy Harvesting disabled (default)
U	EH_ENABLE	Γζ/ Υ Υ	1b	Energy Harvesting enabled

#### Table 66. Energy Harvesting Register Value Definition EH\_CONFIG\_REG)

#### 8.1.4.6 Event Detection Register

Event detection and field detection functionality define the behavior of the ED pin depending on various events. Indicated event may be changed during one session. More details can be found in ED section (see <u>Section 8.3.1</u>).

#### 8.1.4.7 System Reset Generation

System reset can be generated by writing to RESET\_GEN\_REG register using WRITE CONFIG command (see <u>Section 8.2.3.2.2</u>). Writing E7h will trigger the system reset. This byte gets automatically reset after the system reset.

#### Table 67. RESET\_GEN\_REG location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC				Dyte 2	Dyte 5
AAh		RESET_GEN_REG		RFU	

### 8.1.4.8 Clear Event Detection Register

Event detection pin is cleared i.e. released when writing 01h to the Clear Event Detection Register. The bit gets cleared after releasing the ED pin automatically. Other values are RFU.

#### Table 68. ED\_INTR\_CLEAR\_REG location

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3
NFC		Dyteo	Byter	Dyte 2	Byte 5
ABh		ED_INTR_ CLEAR_REG	RFU		

NTP5210
Product data sheet
COMPANY PUBLIC

## 8.2 NFC interface


The definition of the NFC interface is according to the <u>ISO/IEC 15693</u> and <u>NFC Forum</u> <u>Type 5 Tag</u>. The details of passive communication mode are described in <u>Section 8.2.1</u>.

## 8.2.1 Passive communication mode

Main uses cases for passive communication mode are Smart Metering, Home automation and in the box configuration. With antenna sizes of Class 4 or bigger, energy harvesting on the one side and long-distance read/write access to the EEPROM is possible in a very efficient way.

## 8.2.2 State Diagram and State Transitions

The state diagram illustrates the different states and state transitions of NTAG 5 switch.



## 8.2.2.1 POWER-OFF state

## 8.2.2.1.1 State transitions from and to POWER-OFF state

If NFC field is switched off or below, H<sub>MIN</sub> NTAG 5 switch goes to POWER-OFF state.

POWER-OFF state will be left to READY state no later than 1 ms after NTAG 5 switch is powered by an NFC field greater than  $H_{MIN}$ .

NOTE: When loading default data to mirrored SRAM, start-up time, dependent on the pre-loaded bytes, might be greater than 1 ms.

#### 8.2.2.2 READY state

## 8.2.2.2.1 Transitions between READY and SELECTED state

Transition from READY to SELECTED state is done when

· receiving a SELECT command with a matching UID

#### 8.2.2.2.2 Transitions between READY and QUIET state

Transition from READY to QUIET state is done when

- · receiving a STAY QUIET command with a matching UID
- receiving a (FAST) INVENTORY READ command (extended mode) with Quiet\_Flag set

#### 8.2.2.2.3 Commands which stay in READY state

NTAG 5 switch stays in READY state when

• receiving any other command where Select\_Flag is not set

## 8.2.2.3 SELECTED state

8.2.2.3.1 Transitions between SELECTED and READY state

Transition from SELECTED to READY state is done by

- receiving a RESET TO READY command where Select\_Flag is set
- receiving a SELECT command with a different UID

#### 8.2.2.3.2 Transitions between SELECTED and QUIET state

Transition from SELECTED to QUIET state is done when

• receiving a STAY QUIET command with a matching UID

## 8.2.2.3.3 Commands which stay in SELECTED state

NTAG 5 switch stays in SELECTED state when

• receiving any other command where Select\_Flag is set

## 8.2.2.4 QUIET state

## 8.2.2.4.1 Transitions between QUIET and READY state

Transition from QUIET to READY state is done by

- receiving a RESET\_TO\_READY command
- 8.2.2.4.2 Transitions between QUIET and SELECTED state

Transition from QUIET to SELECTED state is done by

- receiving a SELECT command with a matching UID
- 8.2.2.4.3 Commands which stay in QUIET state

NTAG 5 switch stays in QUIET state when

 receiving any other command where Addressed\_Flag is set AND Inventory\_Flag is not set

## 8.2.3 Command Set

ISO/IEC 15693 mandatory commands are

- INVENTORY
- STAY QUIET

NFC Forum Type 5 Tag mandatory commands are

- READ SINGLE BLOCK
- WRITE SINGLE BLOCK
- LOCK SINGLE BLOCK

On top of those, all optional commands of ISO/IEC 15693 are implemented. Several customer-specific commands are implemented to, e.g., improve overall transaction time. These custom commands all use NXP manufacturer code 04h.

A complete list of all supported commands is given in below table.

#### Table 69. NFC command set supported by NTAG 5 switch

Code	ISO/IEC 15693	NFC Forum T5T	Command name
01h	Mandatory	Mandatory	INVENTORY (see ISO/IEC 15693 and Digital Protocol)
02h	Mandatory	Mandatory	STAY QUIET (see <u>ISO/IEC 15693</u> ) and <u>Type 5 Tag</u> - SLPV_REQ)
20h	Optional	Mandatory	READ SINGLE BLOCK (see <u>ISO/IEC 15693</u> and <u>Type 5 Tag</u> - READ_SINGLE_BLOCK_REQ)
21h	Optional	Mandatory in READ/WRITE state	WRITE SINGLE BLOCK (see <u>ISO/IEC 15693</u> and <u>Type 5 Tag</u> - WRITE_SINGLE_BLOCK_REQ)
22h	Optional	Optional	LOCK BLOCK (see <u>ISO/IEC 15693</u> and <u>Type 5 Tag</u> - LOCK_SINGLE_BLOCK_REQ)
23h	Optional	Optional	READ MULTIPLE BLOCKS ( <u>ISO/IEC 15693</u> and <u>Type 5 Tag</u> - READ_MULTIPLE_BLOCK_REQ)
25h	Optional	Optional	SELECT (see ISO/IEC 15693 and Type 5 Tag - SELECT_REQ)
26h	Optional	Not defined	RESET TO READY (see ISO/IEC 15693)
27h	Optional	Not defined	WRITE AFI (see ISO/IEC 15693)
28h	Optional	Not defined	LOCK AFI (see ISO/IEC 15693)
29h	Optional	Not defined	WRITE DSFID (see ISO/IEC 15693)
2Ah	Optional	Not defined	LOCK DSFID (see ISO/IEC 15693)
2Bh	Optional	Not defined	GET SYSTEM INFORMATION (see ISO/IEC 15693)
2Ch	Optional	Not defined	GET MULTIPLE BLOCK SECURITY STATUS (see ISO/IEC 15693)
2Dh	Optional	Not defined	FAST READ MULTIPLE BLOCKS (see ISO/IEC 15693)
3Bh	Optional	Not defined	EXTENDED GET SYSTEM INFORMATION (see ISO/IEC 15693)
3Ch	Optional	Not defined	EXTENDED GET MULTIPLE BLOCK SECURITY STATUS (see ISO/IEC 15693)
3Dh	Optional	Not defined	FAST EXTENDED READ MULTIPLE BLOCKS (see <u>ISO/IEC</u> <u>15693</u> )
A0h	Custom	Not defined	INVENTORY READ (see Section 8.2.3.4.1)
A1h	Custom	Not defined	FAST INVENTORY READ (see Section 8.2.3.4.2)
A2h	Custom	Not defined	SET EAS (see Section 8.2.3.6.5)

Code	ISO/IEC 15693	NFC Forum T5T	Command name
A3h	Custom	Not defined	RESET EAS (see Section 8.2.3.6.6)
A4h	Custom	Not defined	LOCK EAS (see Section 8.2.3.6.7)
A5h	Custom	Not defined	EAS ALARM (see Section 8.2.3.6.8)
A6h	Custom	Not defined	PROTECT EAS/AFI (see <u>Section 8.2.3.6.9</u> )
A7h	Custom	Not defined	WRITE EAS ID (see <u>Section 8.2.3.6.10</u> )
ABh	Custom	Not defined	GET NXP SYSTEM INFORMATION (see Section 8.2.3.6.14)
B2h	Custom	Not defined	GET RANDOM NUMBER (see <u>Section 8.2.3.3.1</u> )
B3h	Custom	Not defined	SET PASSWORD (see Section 8.2.3.3.2)
B3h	Custom	Not defined	DISABLE NFC PRIVACY (see <u>Section 8.2.3.3.10</u> )
B4h	Custom	Not defined	WRITE PASSWORD (see <u>Section 8.2.3.3.3</u> )
B5h	Custom	Not defined	LOCK PASSWORD (see <u>Section 8.2.3.3.4</u> )
B6h	Custom	Not defined	PROTECT PAGE (see <u>Section 8.2.3.3.6</u> )
B7h	Custom	Not defined	LOCK PAGE PROTECTION CONDITION (see Section 8.2.3.3.7)
B9h	Custom	Not defined	DESTROY (see Section 8.2.3.3.8)
BAh	Custom	Not defined	ENABLE NFC PRIVACY (see <u>Section 8.2.3.3.9</u> )
BBh	Custom	Not defined	64 BIT PASSWORD PROTECTION (see <u>Section 8.2.3.3.5</u> )
BDh	Custom	Not defined	READ SIGNATURE (see <u>Section 8.2.3.5.1</u> )
C0h	Custom	Not defined	READ CONFIGURATION (see Section 8.2.3.2.1)
C1h	Custom	Not defined	WRITE CONFIGURATION (see <u>Section 8.2.3.2.2</u> )
C2h	Custom	Not defined	PICK RANDOM UID (see <u>PICK RANDOM ID</u> )

All command/responses are sent/received in the request/response format as defined in ISO/IEC 15693 and NFC Forum Type 5 Tag specification.

### 8.2.3.1 Commands for state transitions

Following commands are implemented for all possible state transitions according to ISO/ IEC 15693.

- INVENTORY
- STAY QUIET
- SELECT
- RESET TO READY

On top of these commands, NTAG 5 switch offers

- INVENTORY READ in extended mode (see Section 8.2.3.4.1)
- FAST INVENTORY READ in extended mode (see <u>Section 8.2.3.4.2</u>)

## 8.2.3.2 Configuration operations

## 8.2.3.2.1 READ CONFIGURATION

#### Command code = C0h

NTP5210 Product data sheet COMPANY PUBLIC

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

The READ CONFIG command returns configuration memory content starting with the first block defined by the Block Address and reads Number of Blocks + 1 configuration blocks.

Access to the configuration blocks depends on the status and definition of the related block within the configuration memory (see <u>Section 8.1.3</u>).

If one of the requested configuration blocks is not accessible due to the actual status, NTAG 5 switch will respond with Error\_flag set.

A READ CONFIG command can read one or multiple blocks of the following areas of the configuration memory within one command execution:

- Block 00h to block 17h
- rest of configuration memory

Only Option\_flag = 0b is supported.

#### Table 70. READ CONFIG request format

Flags	READ CONFIG	Manuf. code	UID	Block Address	Number of Blocks	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	8 bits	16 bits

#### Table 71. READ CONFIG response format when Error\_flag NOT set

Flags	Data	CRC16
8 bits	(Number of blocks + 1) times 32 bits	16 bits

#### Table 72. READ CONFIGURATION response format when Error\_flag is set

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.2.2 WRITE CONFIGURATION

#### Command code = C1h

The WRITE CONFIG command writes the 4 byte data to the requested block address of the configuration memory.

Access to the configuration blocks depends on the status and definition of the related block within the configuration memory (see <u>Section 8.1.3</u>).

If the requested configuration block is not write accessible due to the actual status, NTAG 5 switch will respond with Error\_flag set.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 73. WRITE CONFIG request format

Flags	WRITE CONFIG	Manuf. code	UID	Block Address	Data	CRC16
8 bits	8 bits	8 bits	64 (optional)	8 bits	32 bits	16 bits

#### Table 74. WRITE CONFIG response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.3 **PWD** Authentication

NTAG 5 switch can be configured to be used for plain password authentication.

#### 8.2.3.3.1 GET RANDOM NUMBER

#### Command code = B2h

The GET RANDOM NUMBER command is required to receive a 16-bit random number. The passwords that will be transmitted with the SET PASSWORD, ENABLE/DISABLE NFC PRIVACY and DESTROY commands have to be calculated with the password and the random number (see Section 8.2.3.3.2).

#### Table 75. GET RANDOM NUMBER request format

Flags	GET RANDOM NUMBER	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 76. GET RANDOM NUMBER response format when Error\_flag NOT set

Flags	Random_Number	CRC16
8 bits	16 bits	16 bits

Table 77. GET RANDOM NUMBER response format when Error\_flag is set

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

## 8.2.3.3.2 SET PASSWORD

#### Command code = B3h

The SET PASSWORD command enables the different passwords to be transmitted to the IC to access the different protected functionalities of the following commands. The SET PASSWORD command has to be executed just once for the related password if the IC is powered.

**Remark:** The SET PASSWORD command can only be executed in addressed or selected mode and the timing of the SET PASSWORD command is write alike.

The XOR password has to be calculated with the password and two times the received random number from the last GET RANDOM NUMBER command:

© NXP B.V. 2020. All rights reserved.

XOR\_Password[31:0] = Password[31:0] XOR {Random\_Number[15:0], Random\_Number[15:0]}.

The different passwords are addressed with the password identifier.

Only Option\_flag = 0b is supported.

#### Table 78. SET PASSWORD request format

Flags	SET PASSWORD	Manuf. code	UID	Password identifier	XOR password	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	32 bits	16 bits

#### Table 79. Password Identifier

Password Identifier	Password	
01h	Read	
02h	Write	
04h	see <u>Section 8.2.3.3.10</u>	
08h	Destroy	
10h	EAS/AFI	

#### Table 80. SET PASSWORD response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

**Remark:** If the IC receives an invalid password, it will not execute any following command until a Power-On Reset (POR) (NFC reset) is executed.

#### 8.2.3.3.3 WRITE PASSWORD

## Command code = B4h

The WRITE PASSWORD command enables a new password to be written into the related memory if the related old password has already been transmitted with a SET PASSWORD command and the addressed password is not locked (see <u>Section 8.2.3.3.4</u>).

**Remark:** The WRITE PASSWORD command can only be executed in addressed or SELECTED mode. The new password takes effect immediately which means that the new password has to be transmitted with the SET PASSWORD command to access protected blocks/pages.

The different passwords are addressed with the password identifier as defined in Table 79.

The timing of the command is write-alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 81. WRITE PASSWORD request format

Flags	WRITE PASSWORD	Manuf. code	UID	Password identifier	Password	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	32 bits	16 bits

#### Table 82. WRITE PASSWORD response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.3.4 LOCK PASSWORD

#### Command code = B5h

The LOCK PASSWORD command enables the addressed password to be locked if the related password has already been transmitted with a SET PASSWORD command. A locked password cannot be changed.

The different passwords are addressed with the password identifier (see Table 79).

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 83. LOCK PASSWORD request format

Flags	LOCK PASSWORD	Manuf. code		Password identifier	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	16 bits

#### Table 84. LOCK PASSWORD response format

Flag	gs	Error Code	CRC16
8 bit	ts	8 bits	16 bits

#### 8.2.3.3.5 64 BIT PASSWORD PROTECTION

#### Command code = BBh

The 64-bit PASSWORD PROTECTION command enables NTAG 5 switch to be instructed that both, Read and Write passwords are required to get access to password protected blocks. This mode can be enabled if the Read and Write passwords have been transmitted first with a SET PASSWORD command.

If the 64-bit password protection is enabled, both passwords are required for read & write access to protected blocks.

Once the 64-bit password protection is enabled, a change back to 32-bit password protection (read and write password) is not possible.

**Remark:** A retransmission of the passwords is not required after the execution of the 64bit PASSWORD PROTECTION command.

## NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

**Remark:** The 64-bit PASSWORD PROTECTION does not include the 16-bit counter block.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 85. 64 BIT PASSWORD PROTECTION request format

Flags	64 BIT PASSWORD PROTECTION	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 86. 64 BIT PASSWORD PROTECTION response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

## 8.2.3.3.6 PROTECT PAGE

## Command code = B6h

The PROTECT PAGE command defines the protection pointer address of the user memory to divide the user memory into two arbitrarily sized pages and defines the access conditions for the two pages.

The protection pointer address defines the base address of the higher user memory segment Page 0-H. All block addresses smaller than the protection pointer address are in the user memory segment Page 0-L.

Table below shows an example of the user memory segmentation with the protection pointer address PP\_AREA\_0H 14h.

**Remark:** In the example below PP\_AREA\_1 is pointing outside the user memory.

Block	Byte 0	Byte 1	Byte 2	Byte 3	Description
00h					
01h					
02h					Dogo 0 I
:	:	:	:	:	Page 0-L
12h					-
13h					
14h					
15h					Page 0-H
:	:	:	:	:	
7Fh	C0	C1	00	Protection	Counter

 Table 87. Memory organization

**Remark:** If the protection pointer address is set to block 0, the entire user memory is defined as Page 0-H.

The access conditions and the protection pointer address can be changed under the following circumstances for plain password mode:

- The related passwords (Read and Write password) have been transmitted first with the SET PASSWORD command.
- The page protection condition is not locked (see Section 8.2.3.3.7)

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 88. PROTECT PAGE request format

Flags	PROTECT PAGE	Manuf. code	UID	Protection pointer address	Extended protection status	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	8 bits	16 bits

**Remark:** The IC only accepts protection pointer address values from 00h to 7Eh. The block containing the 16-bit counter is excluded from the standard user memory protection scheme.

Table 89.	Extended	<b>Protection</b>	status	byte
-----------	----------	-------------------	--------	------

Bit	Name	Value	Description
7	RFU	0b	
6	RFU	0b	
5	WH	0b	Page 0-H is not write protected
5	VVII	1b	Page 0-H is write protected
4	RH	0b	Page 0-H is not read protected
-		1b	Page 0-H is read protected
3	RFU	0b	
2	RFU	0b	
1	WL	0b	Page 0-L is not write protected
1	VVL	1b	Page 0-L is write protected
0	RL	0b	Page 0-L is not read protected
0	RL	1b	Page 0-L is read protected

#### Table 90. Protection status bits definition

WH/WL	RH/RL	32-bit Protection	64-bit Protection
0b	0b	Public	Public
0b	1b	Read and Write protected by the Read password	Read and Write protected by the Read plus Write password
1b	0b	Write protected by the Write password	Write protected by the Read plus Write password

WH/WL	RH/RL	32-bit Protection	64-bit Protection
1b	1b	Read protected by the Read password and Write protected by the Read and Write password	Read and Write protected by the Read plus Write password

#### Table 91. PROTECT PAGE response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

The information about the stored settings of the protection pointer address and access conditions can be read with the GET NXP SYSTEM INFORMATION command (see <u>Section 8.2.3.6.14</u>).

## 8.2.3.3.7 LOCK PAGE PROTECTION CONDITION

#### Command code = B7h

The LOCK PAGE PROTECTION CONDITON command locks the protection pointer address and the status of the page protection conditions.

The LOCK PAGE PROTECTION CONDITON command can be successfully executed under the following circumstances:

• The Read and Write passwords have been transmitted with the SET PASSWORD command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

## Table 92. LOCK PAGE PROTECTION CONDITION request format

Flags	LOCK PAGE PROTECTION CONDITION	Manuf. code		Protection pointer address	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	16 bits

#### Table 93. LOCK PAGE PROTECTION CONDITION response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

**Remark:** If the transmitted protection pointer address does not match with the stored address the IC will respond according to the error handling.

## 8.2.3.3.8 DESTROY

#### Command code = B9h

T DESTROY command disables NTAG 5 switch if the destroy password is correct. This command is irreversible and NTAG 5 switch will never respond to any command again.

The DESTROY command can only be executed in addressed or SELECTED mode.

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

The XOR password has to be calculated with the password and two times the received random number from the last GET RANDOM NUMBER command:

XOR\_Password[31:0] = Password[31:0] XOR {Random\_Number[15:0], Random\_Number[15:0]}.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 94. DESTROY request format

Flags	DESTROY	Manuf. code	UID	XOR password	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits	16 bits

#### Table 95. DESTROY response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.3.9 ENABLE NFC PRIVACY

### Command code = BAh

The ENABLE NFC PRIVACY command enables NTAG 5 switch to be set to NFC PRIVACY mode if the Privacy password is correct.

The XOR password has to be calculated with the password and two times the received random number from the last GET RANDOM NUMBER command:

XOR\_Password[31:0] = Password[31:0] XOR {Random\_Number[15:0], Random\_Number[15:0]}.

To get out of the NFC PRIVACY mode, the valid Privacy password has to be transmitted to the IC with the DISABLE NFC PRIVACY command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 96. ENABLE NFC PRIVACY request format

Flags	SET PASSWORD	IC Mfg code	UID	XOR password	CRC16
8 bits	8 bits	8 bits	64 bits optional	32 bits	16 bits

## Table 97. ENABLE NFC PRIVACY response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.3.10 DISABLE NFC PRIVACY

#### Command code = B3h

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

The DISABLE NFC PRIVACY command moves the NTAG 5 switch out of the NFC PRIVACY mode.

**Remark:** The timing of the DISABLE PRIVACY command is write alike.

The XOR password has to be calculated with the password and two times the received random number from the last GET RANDOM NUMBER command:

XOR\_Password[31:0] = Password[31:0] XOR {Random\_Number[15:0], Random\_Number[15:0]}.

The Privacy identifier is 04h.

Option\_flag = 1b and Option\_flag = 0b are supported.

#### Table 98. SET PASSWORD request format

Flags	SET PASSWORD	Manuf. code		Privacy identifier	XOR password	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits	32 bits	16 bits

**Remark:** If the IC receives an invalid password, it will not execute any following command until a Power-On Reset (POR) (NFC reset) is executed.

#### 8.2.3.4 Memory operations

Following commands are implemented for accessing user memory according to ISO/IEC 15693.

- READ SINGLE BLOCK
- WRITE SINGLE BLOCK
- LOCK BLOCK
- READ MULTIPLE BLOCKS up to 3Fh blocks

On top of these commands, NTAG 5 switch offers INVENTORY READ and FAST INVENTORY READ

## 8.2.3.4.1 INVENTORY READ

#### Command code = A0h

When receiving the INVENTORY READ request, NTAG 5 switch performs the same as the anti-collision sequence, with the difference that instead of the UID and the DSFID, the requested response is defined by additional options.

The INVENTORY READ command provides two modes which are defined by the most significant bit of the mask length byte as follows:

- Standard mode (most significant bit of mask length byte equal 0b) (see <u>Section 8.2.3.4.1.1</u>)
- Extended mode (most significant bit of mask length byte equal 1b) The extended mode offers additional features to optimize the inventory procedure for different requirements (see <u>Section 8.2.3.4.1.2</u>)

The INVENTORY READ command may also be transmitted in addressed or SELECTED mode. Then the command behaves similar to a READ or READ MULTIPLE BLOCK (see <u>Section 8.2.3.4.1.3</u>).

## 8.2.3.4.1.1 Standard mode

If most significant bit of mask length byte is equal 0b the INVENTORY READ command is used in the standard mode.

If the Inventory\_flag is set to 1b and an error is detected, NTAG 5 switch remains silent.

If the Option flag is set to 0b, n blocks of data are transmitted. If the Option flag is set to 1b, n blocks of data and the part of the UID which is not part of the mask are transmitted.

The request contains:

- Flags
- INVENTORY READ command code
- IC manufacturer code
- AFI (if AFI\_flag is set to 1b)
- Mask length (most significant bit equal 0b)
- Mask value (if mask length > 00h)
- First block number to be read
- Number of blocks to be read
- CRC 16

#### Table 99. INVENTORY READ request format

Flags	INVENTORY READ	Manuf. code	AFI	Mask length	Mask value	First block number	Number of blocks	CRC16
8 bits	8 bits	8 bits	8 bits (optional)	8 bits	0 to 8 bytes	8 bits	8 bits	16 bits

If the Inventory\_flag is set to 1b, only NTAG 5 switch in the READY or SELECTED (SECURE) state will respond (same behavior as in the INVENTORY command). The meaning of Flags bits 7 to 4 is as defined in ISO/IEC 15693.

The INVENTORY READ command can also be transmitted in the addressed or SELECTED mode (see Section 8.2.3.4.1.3).

The number of blocks in the request is one less than the number of blocks that NTAG 5 switch returns in its response.

If the Option\_flag in the request is set to logic 0b the response contains:

#### Table 100. INVENTORY READ response format: Option flag logic 0b

Flags	Data	CRC16
8 bits	Number of blocks times 32 bits	16 bits

NTAG 5 switch reads the requested block(s) and sends back their value in the response. The mechanism and timing of the INVENTORY READ command performs the same as the INVENTORY command which is defined in <u>ISO/IEC 15693</u>.

If the Option\_flag in the request is set to logic 1b, the response contains:

#### Table 101. INVENTORY READ response format: Option flag logic 1b

Flags	Rest of UID which is not part of the mask and slot number	Data	CRC16		
8 bits	0 to 64 bit, always a multiple of 8 bits	Number of blocks times 32 bits	16 bits		
NTP5210 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserve					

NTAG 5 switch reads the requested block(s) and sends back their value in the response. Additionally the bytes of the UID, which are not parts of the mask and the slot number in case of 16 slots, are returned. Instead of padding with zeros up to the next byte boundary, the corresponding bits of the UID are returned. The mechanism and timing of the INVENTORY READ command perform the same as the INVENTORY command which is defined in ISO/IEC 15693.

**Remark:** The number of bits of the retransmitted UID can be calculated as follows:

- 16 slots: 60 bits (bit 64 to bit 4) mask length rounded up to the next byte boundary
- 1 slot: 64 bits mask length rounded up to the next byte boundary

**Remark:** If the sum of first block number and number of blocks exceeds the total available number of user blocks, the number of transmitted blocks is less than the requested number of blocks. This means that the last returned block is the highest available user block, followed by the 16-bit CRC and the EOF.

Example: mask length = 30 bits

Returned: bit 64 to bit 4 (30 bits) = 30 gives 4 bytes

Т	able 102.	able 102. Example: mask length = 30								
	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	UID	
	mask value including padding with zeros					-	transmitted by interrogator			
						returne	d value		transmitted by NTAG 5 switch	

#### 8.2.3.4.1.2 Extended Mode

If the most significant bit of the Mask Length byte is equal 1b the response format is defined by the extended option byte.

The request contains:

- Flags
- · Inventory Read command code
- IC Manufacturer code
- AFI (if the AFI flag is set to 1b)
- Mask length (most significant bit equal 1b)
- Extended Options
- Mask value (if mask length > 0)
- · First Block Number to be read, if specified in extended options byte
- Number of Blocks to be read, if specified in extended options byte
- CRC 16

#### Table 103. Inventory Read (extended mode) request format

Flags	INVENTOR READ	Manuf. code	AFI	Mask Length	ext.Optio ns	Mask Value	First block number	Number of blocks	CRC 16
8 bits	8 bits	8 bits	8 bits (optional)	8 bits	8 bits	0 to 64 bits	8 bits (optional)	8 bits (optional)	16 bits

If the Inventory\_flag is set to 1b, only NTAG 5 switch in the READY or SELECTED (SECURE) state will respond (same behavior as in the INVENTORY command). The meaning of flags 5 to 8 is in accordance with table 5 in <u>ISO/IEC 15693</u>.

The INVENTORY READ command can also be transmitted in the addressed or SELECTED mode (see <u>Section 8.2.3.4.1.3</u>).

Bit	Name	Value	Footuro
BIL	Name	Value	Feature
7	RFU	0	
6	RFU	0	
5	QUIET	0	remain in current state
5		1	go to QUIET state after response
4	SKIP_DATA	0	NTAG 5 switch will add the user memory blocks in the response as requested with first block number byte and number of blocks byte in the command
		1	No user memory data is requested, first block number byte and number of blocks byte shall not be transmitted in the command
3		0	Custom ID (CID) will be NOT transmitted in the response
	CID_RESPONSE	1	Custom ID (CID) will be transmitted in the response
2		0	No CID is transmitted in the command
	CID_COMPARE	1	16-bit CID will be transmitted in the command and only NTAG 5 switch with the same CID will respond
1	UID_MODE	0	UID will be transmitted as in regular mode (truncated reply depending on least significant 7 bits value of mask length and the mask value)
		1	Complete UID will be transmitted (independent from mask length)
0		0	NTAG 5 switch responds independent from the EAS status
	EAS_MODE	1	Respond only, when EAS is enabled

#### Table 104. Extended options

If the Option\_flag in the request is set to 1b the response contains the truncated or complete UID depending on the extended option UID\_MODE bit.

If the Option\_flag in the request is set to 0b the UID is not part of the response.

#### Table 105. Inventory Read (extended mode) response format: Option\_flag 1b

Flags	ags Optional truncated UID OR complete UID		CRC16
8 bits 0 to 64 bits		Block length	16 bits
	Multiple of 8 bits	Repeated as needed	

The mechanism and timing of the INVENTORY READ command performs the same as at the INVENTORY command which is defined in <u>ISO/IEC 15693</u>.

If the UID is requested in the truncated format the retransmitted UID can be calculated as follows:

16 slots: 64 - 4 - mask length rounded up to the next byte boundary

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

1 slot: 64 - mask length rounded up to the next byte boundary

#### Example: mask length = 30 Returned: 64 - 4 - 30 = 30 gives 4 bytes

#### Table 106. Example

Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	UID
mask value	incl. padding	g with zeros						transmitted by Interrogator
				returned va	lue			transmitted by NTAG 5 switch

#### 8.2.3.4.1.3 Addressed and SELECTED mode

The INVENTORY READ command can also be transmitted in the addressed or SELECTED mode. In this case, the Inventory\_flag is set to 0 and the meaning of flags 7 to 4 is in accordance with ISO/IEC 15693.

In the addressed or selected mode, the INVENTORY READ command behaves similar to a READ or READ MULTIPLE BLOCK command.

In the addressed mode, it is recommended to address the IC with a mask length of 64 and to transmit the complete UID in the mask value field.

In the selected mode (IC has been selected with a valid SELECT command before), it is recommended to address the IC with a mask length of 0 (and do not transmit the mask value field).

**Remark:** If the INVENTORY READ command is used in the addressed or selected mode, the AFI shall not be transmitted and the IC will only respond in the first-time slot.

## 8.2.3.4.2 FAST INVENTORY READ

### Command code = A1h

When receiving the FAST INVENTORY READ command, NTAG 5 switch behaves the same as the INVENTORY READ command with the following exceptions:

The data rate in the direction NTAG 5 switch to the reader is twice as defined in <u>ISO/IEC</u> <u>15693</u> depending on the Datarate\_flag 53 kbit (high data rate) or 13 kbit (low data rate).

The data rate from the reader to NTAG 5 switch and the time between the rising edge of the EOF from the reader to NTAG 5 switch remains unchanged (stays the same as defined in <u>ISO/IEC 15693</u>).

Only the single subcarrier mode is supported for the response to the FAST INVENTORY READ command.

#### 8.2.3.5 Originality Signature

#### 8.2.3.5.1 READ SIGNATURE

## Command code = BDh

The READ SIGNATURE command returns an IC-specific, 32 byte ECC signature. How to change and / or lock the originality signature is described in <u>Section 8.6</u>.

Only Option\_flag = 0b is supported.

#### Table 107. READ SIGNATURE request format

Flags	READ SIGNATURE	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 108. READ SIGNATURE response format when Error\_flag NOT set

Flags	Originality Signature	CRC16
8 bits	256 bits	16 bits

Table 109.	<b>READ SIGNATURE response form</b>	at when Error_flag is set
------------	-------------------------------------	---------------------------

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

Details on how to validate the signature is provided in <u>AN11350</u>.

#### 8.2.3.6 Other

8.2.3.6.1 WRITE AFI

As defined in ISO/IEC 15693.

8.2.3.6.2 LOCK AFI

As defined in ISO/IEC 15693.

8.2.3.6.3 WRITE DSFID

As defined in ISO/IEC 15693.

8.2.3.6.4 LOCK DSFID

As defined in ISO/IEC 15693.

#### 8.2.3.6.5 SET EAS

Command code = A2h

The SET EAS command enables the EAS mode if the EAS mode is not locked.

If the EAS mode is password protected the EAS password has to be first transmitted with the SET PASSWORD command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 110. SET EAS request format

Flags	SET EAS	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 111. SET EAS response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

## 8.2.3.6.6 RESET EAS

Command code = A3h

The RESET EAS command disables the EAS mode if the EAS mode is not locked.

If the EAS mode is password protected the EAS password has to be first transmitted with the SET PASSWORD command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 112. RESET EAS request format

Flags	RESET EAS	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits optional	16 bits

#### Table 113. RESET EAS response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.6.7 LOCK EAS

Command code = A4h

The LOCK EAS command locks the current state of the EAS mode and the EAS ID.

If the EAS mode is password protected the EAS password has to be first transmitted with the SET PASSWORD command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 114. LOCK EAS request format

Flags	LOCK EAS	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 115. LOCK EAS response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.6.8 EAS ALARM

Command code = A5h

The EAS ALARM command can be used in the following configurations:

- Option\_flag is set to 0b: EAS ID mask length and EAS ID value shall not be transmitted. If the EAS mode is enabled, the EAS response is returned from the IC.
- Option\_flag is set to 1b: Within the command, the EAS ID mask length has to be transmitted to identify how many bits of the following EAS ID value are valid (multiple of 8-bits). Only those ICs will respond with the EAS sequence which have stored the corresponding data in the EAS ID configuration (selective EAS) and if the EAS Mode is set. If the EAS ID mask length is set to 00h, the IC will answer with its EAS ID.

If the EAS ID mask length is set to oon, the IC will answer

Table 116.	EAS ALARM Request format
------------	--------------------------

Flags	EAS ALARM	Manuf. code	UID	EAS ID mask length	EAS ID value	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	8 bits (optional)	0, 8 or 16 bits (optional)	16 bits

If an error is detected the IC remains silent.

Option\_flag is set to 0b or Option\_flag is set to logic 1b and the EAS ID mask length is not equal to 00h:

#### Table 117. EAS ALARM Response format (Option flag logic 0)

Flags	EAS sequence	CRC16
8 bits	256 bits	16 bits

EAS sequence (starting with the least significant bit, which is transmitted first; read from left to right):

Option\_flag is set to 1b and the EAS ID mask length is equal to 00h:

Table 118. EAS ALARM Response format(Option flag logic 1)
---

Flags	EAS ID value	CRC16
8 bits	16 bits	16 bits

#### Table 119. EAS ALAMR response format when Error\_flag is set

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

If the EAS mode is disabled, the IC remains silent.

**Remark:** NTAG 5 switch in the QUIET state will not respond to an EAS ALARM command except the addressed flag is set.

## 8.2.3.6.9 PROTECT EAS/AFI

#### Command code = A6h

## NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

The PROTECT EAS/AFI command enables the password protection for EAS and/or AFI if the EAS/AFI password is first transmitted with the SET PASSWORD command.

Option\_flag set to 0b: EAS will be protected.

Option\_flag set to 1b: AFI will be protected.

Both protections (AFI and EAS) can be enabled separately.

Once the EAS/AFI protection is enabled, it is not possible to change back to unprotected EAS and/or AFI.

The timing of the command is write-alike as of write commands with Option\_flag set to 0b.

**Note:** Option\_flag is only related to the parameter to be locked, and NOT to the response behavior.

#### Table 120. PROTECT EAS/AFI request format

Flags	PROTECT EAS/AFI	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 121. PROTECT EAS/AFI response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

#### 8.2.3.6.10 WRITE EAS ID

#### Command code = A7h

The command WRITE EAS ID enables a new EAS Identifier to be stored in the corresponding configuration memory.

If EAS is password protected (for Set and Reset EAS) the EAS password has to be first transmitted with the SET PASSWORD command.

The timing of the command is write alike.

Option\_flag = 0b and Option\_flag = 1b is supported and is in accordance with ISO/IEC 15693 write-alike commands.

#### Table 122. WRITE EAS ID request format

Flags	WRITE EAS ID	Manuf. code	UID	EAS ID value	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits	16 bits

#### Table 123. WRITE EAS ID response format

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

## 8.2.3.6.11 GET MULTIPLE BLOCK SECURITY STATUS

#### As defined in ISO/IEC 15693.

NTP5210 Product data sheet COMPANY PUBLIC

## NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

#### 8.2.3.6.12 GET SYSTEM INFORMATION

As defined in ISO/IEC 15693.

The TAG type of NTAG 5 switch is "01h".

## 8.2.3.6.13 EXTENDED GET SYSTEM INFORMATION

As defined in ISO/IEC 15693 and ISO/IEC 29167-10.

Command code = 3Bh

## 8.2.3.6.14 GET NXP SYSTEM INFORMATION

#### Command code = ABh

The GET NXP SYSTEM INFORMATION command provides information about the IC access conditions and supported features.

#### Table 124. GET NXP SYSTEM INFORMATION request format

Flags	Get NXP System Info	Manuf. code	UID	CRC16
8 bits	8 bits	8 bits	64 bits (optional)	16 bits

#### Table 125. GET NXP SYSTEM INFORMATION response format when Error\_flag NOT set

Flags	PP pointer	PP condition	Lock bits	Feature flag	CRC16
8 bits	8 bits	8 bits	8 bits	32 bits	16 bits

On a valid received command the IC responds with detailed information:

PP pointer byte contains the block address of the protection pointer.

PP condition byte contains information about the access condition to Page H and Page L.

#### Table 126. Protection Pointer condition byte

Bit	Name	Value	Description
7	RFU	0b	
6	RFU	0b	
5	WH	0b	Page 0-H is not write protected
5	VVI	1b	Page 0-H is write protected
4	RH	0b	Page 0-H is not read protected
4		1b	Page 0-H is read protected
3	RFU	0b	
2	RFU	0b	
1	WL	0b	Page 0-L is not write protected
1	I VVL	1b	Page 0-L is write protected
0	RL	0b	Page 0-L is not read protected
0		1b	Page 0-L is read protected

NTP5210 Product data sheet COMPANY PUBLIC

544631

Lock bits byte contains information about permanently locked features.

Table	127.	Lock	bits	byte
TUDIC		LOCK	DILO	Ny lo

Bit	Name	Value	Description
7 to 4	RFU	0b	
3	PP AREA 0H and NFC	0b	PP_AREA_0H and NFC_PPC is NOT locked
3	PPC	1b	PP_AREA_0H and NFC_PPC is locked
2	2 DSFID	0b	DSFID is NOT locked
2	DOFID	1b	DSFID is locked
1	EAS	0b	EAS is NOT locked
I	EAS	1b	EAS is locked
0	AFI	0b	AFI is NOT locked
U	AFI	1b	AFI is locked

Feature flag byte contains information about supported features (related bit is 1b) of NTAG 5 switch. With this response, it is possible to distinguish the different NTAG 5 family members.

### Table 128. Feature flags byte 0

Bit	Name	Description	NTAG 5
7	CID	Customer ID supported (see Section 8.1.3.3)	1b
6	EAS IR	EAS selection supported by extended mode in INVENTORY READ command (see <u>Section 8.2.3.4.1</u> )	1b
5	INVENTORY READ EXT	Extended mode supported by INVENTORY READ command (see <u>Section 8.2.3.4.1</u> )	1b
4	AFI PROT	AFI protection supported (see Section 8.2.3.6.9)	1b
3	EAS PROT	EAS protection supported (see <u>Section 8.2.3.6.9</u> )	1b
2	EAS ID	EAS ID supported by EAS ALARM command (see Section 8.2.3.6.10)	1b
1	COUNTER	NFC Counter supported (see Section 8.1.2.1)	1b
0	UM PROT	User memory protection supported (see <u>Section 8.2.3.3.6</u> )	1b

#### Table 129. Feature flags byte 1

			NTAG 5		
Bit	Name	Description	NTP5210	NTP5312 NTP5332 NTA5332	
7	HIGH BITRATES	high bitrates supported	0b	1b	
6	WRITE CID	Write and Lock CID enabled (see <u>Section 8.1.3.3</u> )	1	b	
5	DESTROY	DESTROY feature supported (see <u>Section 8.2.3.3.8</u> )	1	b	
4	NFC PRIVACY	NFC Privacy mode supported (see <u>Section 8.2.3.3.9</u> )	1b		
3	RFU		0	b	

NTP5210 **Product data sheet COMPANY PUBLIC** 

## **NXP Semiconductors**

# NTP5210

## NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

			NTAG 5		
Bit	Name	Description	NTP5210	NTP5312 NTP5332 NTA5332	
2	PERS QUIET	PERSISTENT QUIET feature supported (but undocumented)	Ob		
1	RFU		0b		
0	ORIG SIG	Originality signature supported (see Section 8.1.3.1)	1b		

#### Table 130. Feature flags byte 2

Bit Name		Description	NTAG 5		
	Name		NTP5210 NTP5312	NTP5332 NTA5332	
7 to 3	RFU		all	0b	
2	KEY PRIV	Key privileges supported	0b	1b	
1	MUTUAL AUTH	Mutual Authentication feature supported	0b	1b	
0	TAG AUTH	Tag Authentication feature supported	0b	1b	

#### Table 131. Feature flags byte 3

				NTAG 5			
Bit Name	Description	NTP5210	NTP5312	NPT5332 NTA5332			
7	EXT FLAG	Additional 32 bits feature flags are transmitted		Ob			
		00b only NFC interface available		11b			
6-5	Interface	01b GPIO/ED host interface	01b				
6-9	Intenace	10b RFU	diu	1	U		
		11b GPIO and I <sup>2</sup> C host interface					
4	RFU			Ob			
3 to 0	NUM KEYS	Number of Keys	0	Oh 4			

#### Table 132. GET NXP SYSTEM INFORMATION response format when Error\_flag is set

Flags	Error Code	CRC16
8 bits	8 bits	16 bits

## 8.2.4 Data integrity

Following mechanisms are implemented in the contactless communication link between reader and NTAG 5 switch to ensure very reliable data transmission:

• 16-bit CRC per block

- Bit count checking
- Bit coding to distinguish between logic 1, logic 0, and no information
- Channel monitoring (protocol sequence and bit stream analysis)

## 8.2.5 Error Handling

## 8.2.5.1 Transmission Errors

According to ISO/IEC 15693 NTAG 5 switch will not respond if a transmission error (CRC, bit coding, bit count, wrong framing) is detected and will silently wait for the next correct received command.

### 8.2.5.2 Not supported commands or options

If the received command or option is not supported, the behavior depends on the addressing mechanism.

Non-Addressed Mode

NTAG 5 switch remains silent

Addressed or selected Mode

NTAG 5 switch responds with error code 0Fh (no information given, or error code not supported).

If the Inventory flag or the Protocol Extension flag is set, the IC will not respond if the command or option is not supported.

- Parameter out of range
  - Read alike commands

If the sum of the first block number and the number of blocks exceeds the total available number of user blocks, the number of transmitted blocks is less than the requested number of blocks. This means that the last returned block is the highest available user block, followed by the 16-bit CRC and the EOF.

- Write alike commands

If the address of a block to be written does not exist or a block to be written is locked, the behavior of the IC depends on the addressing mechanism.

- Non-Addressed Mode

NTAG 5 switch remains silent.

Addressed or SELECTED Mode

NTAG 5 switch responds with error code 0Fh (no information given, or error code not supported).

## 8.3 Wired Interface

NTAG 5 switch has not only an NFC interface, but also a wired interface. Details are described in following clauses.

## 8.3.1 Event detection

The event detection feature provides the capability to trigger an external device (e.g.,  $\mu$ Controller) or switch on the connected circuitry by an external power management unit depending on activities on the NFC interface. On top this active low pin can be used as one of the two possible PWM channels.

As the event detection pin functionality is operated via NFC field power,  $V_{CC}$  supply for the IC itself is only required when ED pin is used as PWM channel.

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

NOTE: In some cases  $V_{OUT}$  pin might be used as field detection trigger.

The configurable events indicated at event detection pin are:

- The presence/absence of the NFC field
- NDEF Message TLV length field is ZERO/non-ZERO
- IC is/is not in standby mode
- Dedicated config bit is ZERO
- Write/Read command ongoing

Event detection pin is an active LOW signal. Due to open-drain implementation an external pull-up resistor shall be used on this pin.

How to use the event detection pin in applications is described in AN11203.

## 8.3.2 GPIO

At POR, the GPIO are set to high-impedance state. When configuration is read, the pins are controlled to behave as per the configuration.

GPIOs can be configured to be either input or output (see <u>Section 8.1.3.9</u>). In input mode, the status of the pad will be available in one of the session register bits. In output mode status depends on the session register/config bits content.

How to use the GPIO pins in applications is described in <u>AN11203</u>.

## 8.3.3 PWM

GPIO pins and ED pin are multiplexed and can be used as a pulse width modulation output. GPIO pins have push-pull architecture, ED pin is an open-drain implementation, which means the PWM signal gets inverted.

PWM resolution, pre-scalar factor (see <u>Section 8.1.3.9</u>) as well as duty cycle can be configured using configuration bytes (see <u>Section 8.1.3.10</u>).

The pulse width modulation resolution (PWMx\_RESOLUTION\_CONF) defines the maximum number of pulses that are available in the given PWM period. PWM resolution can be set independently for both outputs to either 6, 8, 10 or 12 bits.

The 2-bit PWMx\_PRESCALE value divides the PWM input frequency (1695 kHz) by a factor of 1, 2, 4 or 8.

Resolution				
Resolution	00b	01b	10b	11b
12 bit	413 Hz	206 Hz	103 Hz	52 Hz
10 bit	1.7 kHz	825.0 Hz	412.6 Hz	206.2 Hz
8 bit	6.6 kHz	3.3 kHz	1.7 kHz	825.0 Hz
6 bit	26.4 kHz	13.2 kHz	6.6 kHz	3.3 kHz

#### Table 133. Pulse Width Modulation Frequency


PWMx\_ON and PWMx\_OFF defines the starting point and end point of the PWMx output is asserted to HIGH.

To calculate proper PWMx\_ON (start of HIGH level) and PWMx\_OFF (end of HIGH level) values, PWMx\_RESOLUTION\_CONF value and PWM\_PRESCALE values need to be

set to achieve desired PWM frequency. As an example 12-bit resolution is chosen. Duty cycle shall be set to 20 % and start time shall be 10 % offset.

Start Time 10 %: 2<sup>12</sup> \* 10/100= 4096 \* 10/100 = ~410 -> PWMx\_ON = 19Ah

PWM Duty Cycle 20 %: 2<sup>12</sup> \* 20/100= 4096 \* 20/100 = ~819 -> PWMx\_OFF = 410 + 819 = 1229 = 4CDh



How to use PWM in applications is described in AN11203.

## 8.3.4 Standby mode

To minimize overall current consumption, when the IC is supplied via  $V_{CC}$  NTAG 5 switch can be set to standby mode by writing related session bit form NFC perspective. The IC will leave standby mode when NFC field is detected, automatically, or HPD pin gets pulled to HIGH for at least 20  $\mu$ s and released again. In standby mode the current is typically less than 6  $\mu$ A.

Worst case standby current consumption values can be found in <u>Section 10.1</u> table.

In case GPIO/PWM pins are not used the pins can be left floating. However, to ensure lowest standby current, following settings are needed:

CONFIG bytes USE\_CASE\_CONF shall be set in any case to GPIO/PWM, both pins SDA\_GPIO1 and SCL\_GPIO0 shall be set as input using weak pull-up (GPIOx\_IN in).

Block 37h: CONFIG\_1, USE\_CASE\_CONF shall be set to GPIO/PWM (10b) and CONFIG, GPIOx\_IN, both shall be set to plain input with weak pullup (01b).

Block 39h: PWM\_GPIO\_CONFIG\_0, SDA\_GPIO1 and SCL\_GPIO0 shall both be set to 1b to define them as general-purpose input.

## 8.3.5 Hard power-down mode

In hard power-down mode NTAG 5 switch is switched off using hard power down pin. When pulled to HIGH, the hard power down current is typically less than 0.25  $\mu$ A. This mode can only be left by connecting HPD pin to ground.

There is no hard power-down mode, when using SO8 packaged version of NTAG 5 switch.

Worst case hard power down current consumption values can be found in <u>Section 10.1</u> table.

## 8.4 Energy harvesting

NTAG 5 switch provides the capability to supply external low-power devices with energy harvested from the NFC field of an NFC device.

When DISABLE\_POWER\_CHECK bit is set to 0b, minimum provided output power can be configured by setting desired voltage and minimum required output current in the related configuration bytes (see <u>Section 8.1.3.11</u>).

WARNING: Sufficient RF field is required when DISABLE\_POWER\_CHECK is set to 0b to have access to EEPROM. As long as NTAG 5 switch detects too less energy to be harvested from the field only INVENTORY command and READ/WRITE CONFIGURATION to access session registers will be handled. This feature ensures a stable system, as the host will only be supplied if there is sufficient energy available. However, during design phase we recommend disabling this power check.

The provided output power in general of course depends on many parameters like the strength of the NFC field, the antenna size, or the distance from the NFC device. The design ensures with the right settings, that  $V_{OUT}$  is only enabled, when sufficient energy can be harvested from the NFC field.

1.8 V, 2.4 V or 3 V output voltage can be selected by coding EH\_VOUT\_V\_SEL accordingly.

Minimum required load current can be coded in EH\_VOUT\_I\_SEL configuration field.

VOUT and VCC need to be connected as soon as energy harvesting is used. Otherwise there is no EEPROM access possible from NFC perspective and status registers may contain invalid information.


Appropriate capacitor dependent on load needs to be placed between  $V_{OUT}$  and ground to close energy gaps during miller pauses. An example circuit is illustrated in the figure below.

 $V_{OUT}$  pin shall be kept floating (not connected) in case energy harvesting feature is not used. If energy harvesting is disabled, pin will be connected to GND internally.

With EH\_ENABLE configuration bit st to 1b, energy harvesting will be enabled after boot, automatically and all energy harvesting-related session register bits are meaningless.

When enabling energy harvesting via session registers, EH\_MODE, EH\_VOUT\_SEL and EH\_IOUT\_SEL needs to be configured properly in the related configuration bytes. EH\_ENABLE configuration bit need to be 0b in this case.

After boot, session registers can be used to first trigger current detection by setting EH\_TRIGGER to 1b, then poll for EH\_LOAD\_OK that gets 1b and finally set EH\_TRIGGER and EH\_ENABLE to 1b, or directly enable energy harvesting by setting EH\_TRIGGER and EH\_ENABLE bit to 1b (see <u>Table 66</u>).



How to use energy harvesting in applications is described in AN12365.

## 8.5 Security

NTAG 5 switch implements different levels to protect data. The easiest, but efficient method is to lock EEPROM to read only.

With the plain password authentication scheme, the memory can be split in three different parts with different access conditions.

Configuration area can be protected as well.

Further implementation details can be found in AN12366.

## 8.5.1 Locking EEPROM to read only

Independent on the split of the memory, the user memory may be locked to read-only. If the user EEPROM shall stay in read/write state, the LOCK BLOCK command can be disabled and lock block sections can be locked. With these features, it can be ensured, NTAG 5 switch stays in read/write state.

Locking the complete EEPROM to read-only as defined in NFC Forum Type 5 Tag specification is quite time consuming. Every single block needs to be addressed by a LOCK BLOCK command (see <u>Section 8.2.3.4</u>). To accelerate this locking, NTAG 5 switch stores the information in the configuration area. With this feature, locking the EEPROM can be accelerated by a factor of 16.

Block A	ddress	Byte 0	Byte 1	Byte 2	Byte 3	
NFC		Dyte v	Dyte	Dyte 2	Dyte 5	
6Ah		NFC_LOCK_BL0	NFC_LOCK_BL1			
				RFU	RFU	
71h		NFC_LOCK_BL14	NFC_LOCK_BL15			

Table 134.	NFC	Lock Block	<b>Configuration</b>	location
------------	-----	------------	----------------------	----------

## 8.5.2 Memory Areas


The memory may be split into three different configurable areas with different access conditions.

Highest priority has the 16-bit Protection Pointer PP\_AREA\_1. It splits the memory into an AREA\_0 and an AREA\_1 at the address configured with the PP\_AREA\_1.

The area below this address can be split into two more areas with the 8-bit PP\_AREA\_0- H (see Section 8.1.3.18).

AREA\_0-L, usually used to store NDEF messages, starts from block 0. AREA\_0-H, usually used as password protected area to store private data, starts from block address configured by the 8-bit PP\_AREA\_0H and ends just before the block addressed with the PP\_AREA\_1 configuration byte. If PP\_AREA\_1 points outside the addressable memory space, only AREA\_0-L and AREA\_0-H are available.

The concept is illustrated in the Figure below and further details can be found in <u>AN12366</u>.



## 8.5.3 Plain password authentication

NTAG 5 switch implements plain password authentication scheme from NFC perspective.

In summary, seven 32-bit passwords are available from NFC perspective.

- Read
- Write
- Restricted AREA\_1 Read
- Restricted AREA\_1 Write
- Destroy
- NFC Privacy password (is used to come out of NFC PRIVACY mode)
- EAS/AFI protection

64-bit password protection can be enabled for read and write operations.

A 32-bit password is used to authenticate, before doing memory operations. The mechanism is easy to use. After setting and locking the password, and setting right access conditions in initialization phase, the NFC Device needs to fetch a random

number from the ICs. XORing the plain password and this random number results in used password to authenticate.

To resist brute force attacks, a negative authentication counter can be enabled.

How to use plain password authentication in applications is described in AN12366.

## 8.6 **Programmable Originality signature**

NTAG 5 switch original signature is based on standard Elliptic Curve Cryptography (curve name secp128r1), according to the ECDSA algorithm. The use of a standard algorithm and curve ensures easy software integration of the originality check procedure in NFC devices without specific hardware requirements.

The UID is signed with an NXP private key and the resulting 32 byte signature is stored in the configuration memory during IC production.

The originality signature is stored in the configuration memory block 00h to block 07h.

Block A	Address Byte 0	Byte 1	Byte 2	Byte 3
NFC	Dyte u	Dyter	Dyte 2	Dyte 5
00h	SIG0 (LSB)	SIG1	SIG2	SIG3
01h	SIG4	SIG5	SIG6	SIG7
02h	SIG8	SIG9	SIG10	SIG11
03h	SIG12	SIG13	SIG14	SIG15
04h	SIG16	SIG17	SIG18	SIG19
05h	SIG20	SIG21	SIG22	SIG23
06h	SIG24	SIG25	SIG26	SIG27
07h	SIG28	SIG29	SIG30	SIG31 (MSB)

#### Table 135. 32 Byte Originality Signature

This signature can be retrieved using the READ\_SIGNATURE command or with the READ CONFIG command and can be verified in the NFC device by using the corresponding ECC public key provided by NXP. In case the NXP public key is stored in the reader device, the complete signature verification procedure can be performed offline.

To verify the signature (for example with the use of the public domain crypto library OpenSSL) the tool domain parameters shall be set to secp128r1, defined within the standards for elliptic curve cryptography SEC.

NTAG 5 switch provides the possibility to customize the originality signature to personalize the IC individually for specific application. At delivery, the NTAG 5 switch is pre-programmed with the NXP originality signature described above. This signature is unlocked in the dedicated memory. If needed, the signature can be reprogrammed with a custom-specific signature using the WRITE CONFIG command during the personalization process by the customer. The signature can be permanently locked afterwards by setting the Config Header to "locked" with the WRITE CONFIG command to avoid further modifications.

In any case, it is recommended to permanently lock the originality signature during the initialization process by setting the Config Header to lock with the WRITE CONFIG command.

NTP5210 Product data sheet COMPANY PUBLIC

How to use and verify Originality Signature in applications is described in <u>AN11350</u>. How to generate Originality Signature is described in <u>AN11859</u>.

#### **Limiting values** 9

Table 136.	Limiting values In acc	ordance with the At	bsolute Maximum I	Rating System	(IFC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
T <sub>stg</sub>	storage temperature	all packages	-65	+150	°C
Tj	junction temperature		-	+95	°C
V <sub>ESD</sub>	electrostatic discharge voltage	Charge Device Model <sup>[1]</sup>	-2	2	kV
		Human Body Model <sup>[2]</sup>	-2	2	kV
V <sub>CC</sub>	supply voltage	on pin V <sub>CC</sub>	-0.5	7.15	V
Vi	input voltage	on pin ED, HPD	-0.5	7.15	V
V <sub>I (RF)</sub>	RF input voltage	on pin LA/LB	-0.5	5.2	Vp
Vi	input voltage	on pin LA; LB is 0 V; sine wave of 13.56 MHz	-0.5	5.2	Vp
		on pin LB; LA is 0 V; sine wave of 13.56 MHz	-0.5	5.2	Vp
l <sub>i(max)</sub>	maximum input current	La/Lb; peak	-168	168	mA

[1] CDM: ANSI/ESDA/JEDEC JS-002[2] HBM: ANSI/ESDA/JEDEC JS-001

# **10 Characteristics**

# **10.1 Static Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
General						
f <sub>i</sub>	input frequency	ISO/IEC 15693	13.553	13.56	13.567	MHz
Ci	input capacitance	LA-LB, Pin capacitance, VLA-LB @ 1.8Vp, Network Analyzer (13.56 MHz) @Room temp	-	15	-	pF
R <sub>i</sub>	Impedance from LA to LB	V <sub>LALB</sub> =1.8Vpp	30	-	-	kΩ
Operating co	onditions		1	1		
T <sub>amb</sub>	ambient temperature	T <sub>j</sub> <t<sub>j_max</t<sub>	-40	25	85	°C
R <sub>TH_JA</sub>	thermal resistance	JEDEC 2s2p board and SO8 package	-	82	-	K/W
R <sub>TH_JA</sub>	thermal resistance	JEDEC 2s2p board and TSSOP16 package	-	126	-	K/W
R <sub>TH_JA</sub>	thermal resistance	JEDEC 2s2p board and XQFN16 package	-	75	-	K/W
V <sub>CC</sub>	supply voltage	on pin $V_{CC}$	1.62	-	5.5	V
	input ourrent	La/Lb; 12 A/m; RMS	-	-	43.75	mA
li	input current	La/Lb; 12 A/m; peak	-	-	61.87	mA
Current cons	sumption		1			
Ivcc	V <sub>CC</sub> supply current	V <sub>CC</sub> = 5.5 V; NFC passive communication no host activity	-	120	150	μA
I <sub>VCC</sub>	V <sub>CC</sub> supply current	V <sub>CC</sub> = 5.5 V, IDLE Mode. No NFC or Host activity	-	-	120	μA
I <sub>VCC</sub>	V <sub>CC</sub> supply current	V <sub>CC</sub> = 5.5 V, PWM/GPIO use case	-	128	175	μA
I <sub>hrd_pwr_dwn</sub> Vcc	hard power down current	V <sub>CC</sub> = 1.8 V; XQFN16 package only	-	0.23	2.3	μA
l <sub>hrd_pwr_dwn</sub> Vcc	hard power down current	V <sub>CC</sub> = 3.3 V; XQFN16 package only	-	0.25	3.44	μA
l <sub>hrd_pwr_dwn</sub> Vcc	hard power down current	V <sub>CC</sub> = 5.5 V; XQFN16 package only	-	0.31	5.72	μA
Energy harve	esting VOUT pad					
V		configured to 1.8 V; load current <= configured output current	1.62	-	1.98	V
V <sub>out</sub>	output voltage	configured to 2.4 V; load current <= configured output current	2.16	-	2.64	V

## **NXP Semiconductors**

# NTP5210

# NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		configured to 3.0 V; load current <= configured output current	2.7	-	3.3	V
l <sub>out</sub>	min. output current	at different regulated output voltages when current detection is enabled and dependent on selected output current value	0.4	-	12.5	mA
ED pin char	racteristics	1	1			
V <sub>OL</sub>	LOW-level output voltage	IOL = 3 mA	-	-	0.4	V
I <sub>IED</sub>	leakage current	V <sub>IN</sub> = 0 V to 5.5 V	10	-	1000	nA
HPD pin ch	aracteristics for XQFN16 packa	ige	1			
V <sub>IL</sub>	LOW-level input voltage		0	-	0.3*V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7*V <sub>CC</sub>	-	V <sub>CC</sub>	V
IIL	LOW-level input current	V <sub>IN</sub> = 0 V	-1	-	-	μA
I <sub>IH</sub>	HIGH-level input current	V <sub>IN</sub> = 5.5 V	-	-	1	μA
Ci	input capacitance		-	-	1.2	pF
V <sub>IH</sub>	HIGH-level input voltage		0.7*V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3*V <sub>CC</sub>	V
I <sub>OL</sub>	static output low current	at V <sub>OL</sub> = 0.4 V	4	-	-	μA
I <sub>OH</sub>	static output high current	at V <sub>OH</sub> = V <sub>CC</sub> - 0.4 V	4	-	1	μA
IIL	LOW-level input current		-1	-	-	μA
I <sub>OH</sub>	HIGH-level output current		-	-	1	μA
C <sub>i</sub>	input capacitance		-	-	3.5	pF
CL	load capacitance		-	400	-	pF

# 10.2 Dynamic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PWM AC tim	ings					
PWM <sub>freq</sub>	PWM output frequency		414	-	26400	Hz
Pulse Width	PWM signal pulse width		0.6	-	-	μs
PWM <sub>freq_tol</sub>	PWM output frequency tolerance		-	-	10	%
$PWM_{V_{tol}}$	PWM output voltage tolerance	I <sub>OH</sub> = 4 mA	V <sub>CC</sub> - 0.4	-	V <sub>CC</sub>	V
GPIO pin cha	racteristics					
tr	rise time	CL = 20 pF; V <sub>CC</sub> = 1.8 V	-	-	20.9	ns
		CL = 20 pF; V <sub>CC</sub> = 3.3 V	-	-	10.92	ns
		CL = 20 pF; V <sub>CC</sub> = 5.5 V	-	-	8.22	ns

# NTP5210


### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
tf	fall time	CL = 20 pF; V <sub>CC</sub> = 1.8 V	-	-	129	ns
		CL = 20 pF; V <sub>CC</sub> = 3.3 V	-	-	77.9	ns
		CL = 20 pF; V <sub>CC</sub> = 5.5 V	-	-	66.9	ns
Start Up tim	e					,
t <sub>Start_RF</sub>	Startup time from NFC from Power OFF state. After this time, the IC is able to receive the command from NFC interface.		-	-	1	ms
EEPROM cl	naracteristics	1				
t <sub>ret</sub>	retention time	Ta < 85 °C	40	-	-	year
N <sub>endu(W)</sub>	write endurance	Ta <85 °C	1000000	-	-	cycle

# NTP5210


NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

## 11 Package outline




# NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge



# NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge



#### Figure 12. Package outline SO8

### **12 Handling information**

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices. Such precautions are described in the *ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A* or equivalent standards.

### **13 Abbreviations**

Table 139. Abbr	eviations
Acronym	Description
ВоМ	Bill of Material
ССН	Crypto Configuration Header
СН	Configuration Header
CID	Customer ID
ECC	Elliptic Curve Cryptography
EEPROM	Electrically Erasable Programmable Read-only Memory
GPIO	General Purpose Input Output
IC	Integrated Circuit
lsb	least significant bit
LSB	Least Significant Byte
Manuf. Code	IC Manufacturing Code of NXP is 04h.
msb	most significant bit
MSB	Most Significant Byte
NDEF	NFC Data Exchange Format
NFC	Near Field Communication
POR	Power On Reset
PWM	Pulse Width Modulation
RFU	Reserved for Future Use
TNEP	Tag NDEF Exchange Protocol
SRAM	Static Random-Access Memory

### **14 References**

- [1] NFC Forum specification, Digital Protocol Technical Specification Version 2.1 2019-04-03 [T5T] NFC Forum<sup>TM</sup> <u>https://nfc-forum.org/product-category/specification/</u>
- [2] NFC Forum specification, Type 5 Tag Technical Specification Version 1.0 2018-04-27 [T5T] NFC Forum<sup>TM</sup> <u>https://nfc-forum.org/product-category/specification/</u>
- [3] ISO/IEC 15693 https://www.iso.org/ics/35.240.15/x/
- [4] AN11203 NTAG 5 Use of PWM, GPIO and Event detection, doc.no. 5302xx https://www.nxp.com/docs/en/application-note/AN11203.pdf
- [5] AN11201 NTAG 5 How to use energy harvesting, doc.no. 5304xx https://www.nxp.com/docs/en/application-note/AN11201.pdf
- [6] AN12366 NTAG 5 Memory Configuration and Scalable Security, doc.no. 5305xx https://www.nxp.com/docs/en/application-note/AN12366.pdf
- [7] AN11859 MIFARE Ultralight and NTAG Generating Originality Signature https://www.docstore.nxp.com/products
- [8] AN11350 NTAG Originality Signature Validation https://www.nxp.com/confidential/AN11350

### **15 Revision history**

Table 140. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
NTP5210 v. 3.1 20200324 Product data sheet -		-	NTP5210 v. 3.0			
Modifications:	<ul> <li>Removed session registers in <u>Table 11</u></li> <li>Block Address for event detection clear register corrected in <u>Table 38</u></li> <li>Editorial updates</li> </ul>			<u>38</u>		
NTP5210 v. 3.0	20200116	NTP5210 v. 2.0				
NTP5210 v. 2.0 20191002 Preliminary data sheet -		-	NTP5210 v. 1.0			
NTP5210 v. 1.0	20190528	Objective data sheet		-		

### **16 Legal information**

#### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

[2] [3] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **16.3 Disclaimers**

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

 $\ensuremath{\mathsf{Applications}}$  — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

NTP5210

**Product data sheet COMPANY PUBLIC** 

## NTP5210

#### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such autometr's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operations and products.

### 16.4 Licenses

#### Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/ IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

#### 16.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NTAG — is a trademark of NXP B.V.

## NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

### **Tables**

Tab. 1.	Ordering information5
Tab. 2.	Marking codes6
Tab. 3.	Pin description for XQFN168
Tab. 4.	Pin description for TSSOP169
Tab. 5.	Pin description for SO810
Tab. 6.	User memory organization11
Tab. 7.	Memory content at delivery12
Tab. 8.	COUNTER BLOCK data structure
Tab. 9.	Preset counter data structure
Tab. 10.	Increment counter data structure
Tab. 11.	Configuration Memory organization14
Tab. 12.	32 Byte Originality Signature17
Tab. 13.	Configuration Header (CH) location 17
Tab. 14.	Configuration Header Codes17
Tab. 15.	Customer ID (CID) location
Tab. 16.	NFC Global Crypto Header (GCH) location18
Tab. 17.	Global Crypto Header Configuration
Tab. 18.	Crypto Configuration Header (CCH) location 18
Tab. 19.	Crypto Configuration Header Values
Tab. 20.	NFC Authentication Limit Counter (NFC_
	AUTH_LIMIT) location
Tab. 21.	Plain Password location
Tab. 22.	Configuration Bytes Location (CONFIG) 20
Tab. 23.	Configuration Definition (CONFIG_0)20
Tab. 24.	Configuration Definition (CONFIG_1)21
Tab. 25.	Configuration Definition (CONFIG_2)21
Tab. 26.	PWM and GPIO Configuration Location
	(PWM_GPIO_CONFIG)
Tab. 27.	PWM and GPIO Configuration Definition
	(PWM_GPIO_CONFIG_0)
Tab. 28.	PWM and GPIO Configuration Definition
	(PWM_GPIO_CONFIG_1 and PWM_
	GPIO_CONFIG_1_REG)22
Tab. 29.	Pulse Width Modulation Duty Cycle
	Configuration Location (PWMx_ON and
	PWMx_OFF)
Tab. 30.	Pulse Width Modulation Duty Cycle Session
	Register Location (PWMx_ON and PWMx_
	OFF)
Tab. 31.	Pulse Width Modulatin ON time
	Configuration Definition (PWMx_ON and
Tab. 32.	PWMx_ON_REG)23
	PWMx_ON_REG)23 Pulse Width Modulation OFF time
	Pulse Width Modulation OFF time
Tab. 33.	Pulse Width Modulation OFF time Configuration Definition (PWMx_OFF and
Tab. 33.	Pulse Width Modulation OFF time Configuration Definition (PWMx_OFF and PWMx_OFF_REG)23
Tab. 33. Tab. 34.	Pulse Width Modulation OFF time Configuration Definition (PWMx_OFF and PWMx_OFF_REG)23 Energy harvesting Configuration Location
	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
Tab. 34.	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
Tab. 34.	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
Tab. 34. Tab. 35.	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
Tab. 34. Tab. 35.	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)
Tab. 34. Tab. 35. Tab. 36.	PulseWidthModulationOFFtimeConfigurationDefinition(PWMx_OFF and23PWMx_OFF_REG)

Tab. 38.	Event Detection Clear Register Location (ED_INTR_CLEAR_REG)	26
Tab. 39.	Event Detection Clear Register (ED_INTR_	
	CLEAR_REG)	
Tab. 40.	Configuration Byte location	26
Tab. 41.	Configuration Protection (CONF_PROT)	26
Tab. 42.	Restricted AREA_1 Pointer location	
Tab. 43.	Memory organization example	
-		
Tab. 44.	Application Family Identifier (AFI) location	27
Tab. 45.	Data Storage Format Identifier (DSFID) location	28
Tab. 46.	Electronic Article Surveillance ID (EASID)	
	location	28
Tab. 47.	NFC Protection Pointer (NFC PP) location	
Tab. 48.	Memory organization example	28
Tab. 49.	NFC Protection Pointer Conditions (NFC_ PPC) location	29
Tab. 50.	NFC Protection Pointer Configuration	
140.00.	(NFC_PPC)	20
Tab. 51.	NFC Lock Block Configuration location	
Tab. 52.	Device Configuration Lock Bytes location	30
Tab. 53.	NFC Configuration Lock Byte 0 Definition (NFC_LOCK_0)	30
Tab. 54.		
Tab. 54.	NFC Configuration Lock Byte 1 Definition (NFC_LOCK_1)	
Tab. 55.	Session Register Location	32
Tab. 56.	Status Register Location	32
Tab. 57.	Status 0 Register	
-		
Tab. 58.	Status 1 Register	აა
Tab. 59.	Configuration Register Location (CONFIG_ REG)	34
Tab. 60.	Configuration Definition (CONFIG_0_REG)	~ .
	Configuration Deminion (CONFIG O TLO).	34
Tab. 61.	Configuration Definition (CONFIG_2_REG)	
	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG)	34
Tab. 61.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register	34
Tab. 61. Tab. 62.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register	34 35
Tab. 61. Tab. 62. Tab. 63.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG)	34 35
Tab. 61. Tab. 62.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register	34 35 35
Tab. 61. Tab. 62. Tab. 63. Tab. 64.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG)	34 35 35
Tab. 61. Tab. 62. Tab. 63.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register	34 35 35 35
Tab. 61. Tab. 62. Tab. 63. Tab. 64.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH CONFIG REG)	34 35 35 35
Tab. 61. Tab. 62. Tab. 63. Tab. 64.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH CONFIG REG)	34 35 35 35
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition	34 35 35 35 36
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG)	34 35 35 35 36 37
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location	34 35 35 35 36 37 37
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location	34 35 35 35 36 37 37
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5	34 35 35 36 37 37 37
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location NFC command set supported by NTAG 5 switch	34 35 35 36 37 37 37 40
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format	34 35 35 36 37 37 37 40
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location NFC command set supported by NTAG 5 switch	34 35 35 36 37 37 37 40
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format READ CONFIG response format when	34 35 35 36 37 37 37 37 40 42
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70. Tab. 71.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format READ CONFIG response format when Error_flag NOT set	34 35 35 36 37 37 37 37 40 42
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG response format when Error_flag NOT set READ CONFIGURATION response format	34 35 35 35 36 37 37 37 40 42 42
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70. Tab. 71. Tab. 72.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG response format when Error_flag NOT set READ CONFIGURATION response format when Error_flag is set	34 35 35 35 36 37 37 40 42 42
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70. Tab. 71. Tab. 72. Tab. 73.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format READ CONFIG response format when Error_flag NOT set READ CONFIGURATION response format when Error_flag is set WRITE CONFIG request format	34 35 35 35 36 37 37 37 40 42 42 42 42
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70. Tab. 71. Tab. 72.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format READ CONFIG response format when Error_flag NOT set READ CONFIGURATION response format when Error_flag is set WRITE CONFIG request format WRITE CONFIG response format	34 35 35 35 36 37 37 37 40 42 42 42 43 43
Tab. 61. Tab. 62. Tab. 63. Tab. 64. Tab. 65. Tab. 66. Tab. 67. Tab. 68. Tab. 69. Tab. 70. Tab. 71. Tab. 72. Tab. 73.	Configuration Definition (CONFIG_2_REG) PWM and GPIO Configuration Register Location (PWM_GPIO_CONFIG_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_0_REG) PWM and GPIO Configuration Register Definition (PWM_GPIO_CONFIG_1_REG) Energy Harvesting Configuration Register Location (EH_CONFIG_REG) Energy Harvesting Register Value Definition EH_CONFIG_REG) RESET_GEN_REG location ED_INTR_CLEAR_REG location NFC command set supported by NTAG 5 switch READ CONFIG request format READ CONFIG response format when Error_flag NOT set READ CONFIGURATION response format when Error_flag is set WRITE CONFIG request format	34 35 35 35 36 37 37 37 40 42 42 42 43 43

© NXP B.V. 2020. All rights reserved.

NTP5210

# NTP5210

### NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

Tab. 76.	GET RANDOM NUMBER response format	
	when Error_flag NOT set	. 43
Tab. 77.	GET RANDOM NUMBER response format	
	when Error_flag is set	
Tab. 78.	SET PASSWORD request format	
Tab. 79.	Password Identifier	
Tab. 80.	SET PASSWORD response format	
Tab. 81.	WRITE PASSWORD request format	
Tab. 82.	WRITE PASSWORD response format	
Tab. 83.	LOCK PASSWORD request format	
Tab. 84.	LOCK PASSWORD response format	45
Tab. 85.	64 BIT PASSWORD PROTECTION request	
	format	. 46
Tab. 86.	64 BIT PASSWORD PROTECTION	
	response format	
Tab. 87.	Memory organization	
Tab. 88.	PROTECT PAGE request format	47
Tab. 89.	Extended Protection status byte	
Tab. 90.	Protection status bits definition	. 47
Tab. 91.	PROTECT PAGE response format	. 48
Tab. 92.	LOCK PAGE PROTECTION CONDITION	
	request format	48
Tab. 93.	LOCK PAGE PROTECTION CONDITION	
	response format	
Tab. 94.	DESTROY request format	
Tab. 95.	DESTROY response format	
Tab. 96.	ENABLE NFC PRIVACY request format	
Tab. 97.	ENABLE NFC PRIVACY response format	
Tab. 98.	SET PASSWORD request format	
Tab. 99.	INVENTORY READ request format	. 51
Tab. 100.	INVENTORY READ response format:	
	Option flag logic 0b	51
Tab. 101.	INVENTORY READ response format:	
	Option flag logic 1b	51
Tab. 102.	Example: mask length = 30	. 52
Tab. 103.	Inventory Read (extended mode) request	
	format	. 52
Tab. 104.	Extended options	. 53
	Inventory Read (extended mode) response	
	format: Option_flag 1b	53
	Example	54
Tab. 107.	READ SIGNATURE request format	. 55

Tab. 108.	READ SIGNATURE response format when
	Error_flag NOT set55
Tab. 109.	READ SIGNATURE response format when
	Error_flag is set55
	SET EAS request format55
	SET EAS response format56
Tab. 112.	RESET EAS request format56
Tab. 113.	RESET EAS response format56
Tab. 114.	LOCK EAS request format56
	LOCK EAS response format 56
	EAS ALARM Request format57
Tab. 117.	EAS ALARM Response format (Option flag
	logic 0)
Tab. 118.	EAS ALARM Response format(Option flag
	logic 1)
Tab. 119.	EAS ALAMR response format when Error_
	flag is set57
Tab. 120.	PROTECT EAS/AFI request format 58
Tab. 121.	PROTECT EAS/AFI response format58
	WRITE EAS ID request format58
	WRITE EAS ID response format58
Tab. 124.	GET NXP SYSTEM INFORMATION request
	format 59
Tab. 125.	GET NXP SYSTEM INFORMATION
	response format when Error_flag NOT set59
Tab. 126.	Protection Pointer condition byte59
Tab. 127.	Lock bits byte60
Tab. 128.	Feature flags byte 060
Tab. 129.	Feature flags byte 160
	Feature flags byte 261
Tab. 131.	Feature flags byte 361
Tab. 132.	
	response format when Error_flag is set61
Tab. 133.	Pulse Width Modulation Frequency63
Tab. 134.	NFC Lock Block Configuration location
Tab. 135.	32 Byte Originality Signature68
Tab. 136.	Limiting values In accordance with the
	Absolute Maximum Rating System (IEC
	60134)
Tab. 137.	Characteristics71
Tab. 138.	
	Abbreviations
Tab 140	Revision history80
Tab. 140.	

# NTP5210

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

### **Figures**

Fig. 1.	NTAG 5 switch overview1	Fig. 7.	Pulse Width Modulation Example	64
Fig. 2.	Block diagram NTAG 5 switch7	Fig. 8.	Energy harvesting example circuit	
Fig. 3.	Pin configuration for XQFN16 package8	Fig. 9.	Concept of memory areas	
Fig. 4.	Pin configuration for TSSOP16 package9	Fig. 10.		
Fig. 5.	Pin configuration for SO8 package	Fig. 11.	Package outline TSSOP16	75
Fig. 6.	State Machine and State Transitions	Fig. 12.	Package outline SO8	76

## **NTP5210**

NTAG 5 switch - NFC Forum-compliant PWM and GPIO bridge

#### **Contents**

1	General description1
2	Features and benefits3
3	Applications4
4	Ordering information5
5	Marking
6	Block diagram7
7	Pinning Information8
8	Functional description11
8.1	Memory Organization11
8.1.1	General
8.1.2	User memory11
8.1.2.1	16-bit counter12
8.1.3	Configuration Memory14
8.1.3.1	Originality Signature
8.1.3.2	Configuration Header17
8.1.3.3	Customer ID (CID)17
8.1.3.4	NFC Global Crypto Header
8.1.3.5	NFC Crypto Configuration Header
8.1.3.6	NFC Authentication Limit Counter
8.1.3.7	Passwords19
8.1.3.8	Configuration20
8.1.3.9	Pulse Width Modulation and GPIO
	Configuration21
8.1.3.10	•
8.1.3.11	
8.1.3.12	
8.1.3.13	
8.1.3.14	
8.1.3.15	
8.1.3.16	
8.1.3.17	
8.1.3.18	NFC Protection Pointer
8.1.3.19	NFC Protection Pointer Conditions
8.1.3.20	NFC Lock Bytes
8.1.3.21	
8.1.4	Session Registers
8.1.4.1	Status Register
8.1.4.2	Configuration Register
8.1.4.3	Pulse Width Modulation and GPIO
	Configuration Register35
8.1.4.4	Pulse Width Modulation Duty Cycle Register 36
8.1.4.5	Energy Harvesting Register
8.1.4.6	Event Detection Register
8.1.4.7	System Reset Generation
8.1.4.8	Clear Event Detection Register
8.2	NFC interface
8.2.1	Passive communication mode
8.2.2	State Diagram and State Transitions
8.2.2.1	POWER-OFF state
8.2.2.2	READY state
8.2.2.3	SELECTED state
8.2.2.4	QUIET state
8.2.3	Command Set

8.2.3.1	Commands for state transitions	
8.2.3.2	Configuration operations	
8.2.3.3	PWD Authentication	
8.2.3.4	Memory operations	
8.2.3.5	Originality Signature	
8.2.3.6	Other	
8.2.4	Data integrity	
8.2.5	Error Handling	
8.2.5.1	Transmission Errors	
8.2.5.2	Not supported commands or options	
8.3	Wired Interface	
8.3.1	Event detection	
8.3.2	GPIO	
8.3.3	PWM	
8.3.4	Standby mode	
8.3.5	Hard power-down mode	
8.4	Energy harvesting	
8.5	Security	
8.5.1	Locking EEPROM to read only	
8.5.2	Memory Areas	
8.5.3	Plain password authentication	
8.6	Programmable Originality signature	
9	Limiting values	
10	Characteristics	
10.1	Static Characteristics	
10.2	Dynamic characteristics	
11	Package outline	
12	Handling information	
13	Abbreviations	-
14	References	
15	Revision history	
16	Legal information	81

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2020.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 March 2020 Document number: 544631